


Intel ADL-N Ref: NISSA/NIVVIKS

TABLE OF CONTENTS

SHEET NO.	SHEET NAME
P01	TABLE OF CONTENTS
P02	System Block Diagram
P03	POWER TREE
P04	POWER SEQUENCING
P05	I2C MAP
P06	ADL-N: MEMORY
P07	ADL-N: DISPLAY, TYPE-C
P08	ADL-N: ESPI, SPI0, EMMC
P09	ADL-N: UART, I2C, AUDIO
P10	ADL-N: PCIE, USB, CLOCK
P11	ADL-N: MIPI CSI, CNV, MISC
P12	AD-N: POWER SEQUENCING
P13	ADL-N: STRAPS
P14	ADL-N: POWER (CPU & PCH)
P15	ADL-N: POWER DECOUPLING
P16	ADL-N: GND, RSVD
P17	ADL-N: DEBUG
P18	LPDDR5: CH-A1
P19	LPDDR5: CH-A2
P20	C2D2, CBI EEPROM, SPI FLASH
P21	GSC
P22	EC
P23	STORAGE: SD
P24	STORAGE: SSD
P25	AUDIO
P26	SENSORS, WCAM
P27	KBD, BTNS, LEDS, TRACKPAD, PEN GARAGE
P28	LID PANEL: DISP, UCAM

[illegible]



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Thursday, January 05, 2023	Sheet	1 of 1

PCB (DAZ)

ZZZ

PCB KC4LA NM-E931 NS-E933/NS-E934

CPU

15W

U1

15W CPU
CPU_15W@

Pentium

U1

Pentium CPU
CPU_PEN@

Celeron

U1

Celeron CPU
CPU_CEL@

X76 Gyro

BMI323

ZZZ

BMI323_X76
Gero_BMI@

LSM6DS3TR-C

ZZZ

LSM6DS3TR-C_X76
Gero_LSM@

X76 DDR

Micron 4G

ZZZ

14E_500E_Micron 4G
E_MIC_4G@

SK Hynix 4G

ZZZ

14E_500E_Hynix 4G
E_HYNIX_4G@

Samsung 8G

ZZZ

14E_500E_Samsung 8G
E_SAM_8G@

Micron 8G

ZZZ

14E_500E_Micron 8G
E_MIC_8G@

SK Hynix 8G

ZZZ

14E_500E_Hynix 8G
E_HYNIX_8G@

X76 EMMC

WD 32G

ZZZ

WD 32G
EM_WD_32G@

KIOXIA 32G

ZZZ

KIOXIA 32G
EM_KIO_32G@

RAMAXEL 32G

ZZZ

RAMAXEL 32G
EM_RAM_32G@

WD 64G

ZZZ

WD 64G
EM_WD_64G@

KIOXIA 64G

ZZZ

KIOXIA 64G
EM_KIO_64G@

RAMAXEL 64G

ZZZ

RAMAXEL 64G
EM_RAM_64G@

WD 128G

ZZZ

WD 128G
EM_WD_128G@

KIOXIA 128G

ZZZ

KIOXIA 128G
EM_KIO_128G@

RAMAXEL 128G

ZZZ


RAMAXEL 128G
EM_RAM_128G@

WD 256G

ZZZ

WD 256G
EM_WD_256G@


Title <Title>		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, January 05, 2023	Sheet 1 of 1



Power Rails
Platform Signals
SOC Signals


NISSA Power Sequence


V1.0 2022-02-02




Controller	Port	Voltage Domain	Bus Net Names	Bus Speed	Device	7-bit Address	Device Description
SOC (ADL-N)	0	PP3300_S5	SOC_I2C_GSC_SCL SOC_I2C_GSC_SDA	400kHz	H1D3C	-	Google Security Chip
	1	PP3300_TCHSCR_X	SOC_I2C_TCHSCR_SCL SOC_I2C_TCHSCR_SDA	400kHz	Touch Screen	Project-Specific	Touch Screen Sensor (USI option)
	2	PP1800_S5	SOC_I2C_SUB_SCL SOC_I2C_SUB_SDA	400kHz	SX9324	0X28	SAR Sensor
	3	PP1800_S5	SOC_I2C_AUDIO_SCL SOC_I2C_AUDIO_SDA	400kHz	ALC5682I-VS	0X1A	Headphone Codec
	5	PP3300_S5	SOC_I2C_TCHPAD_SCL SOC_I2C_TCHPAD_SDA	400kHz	Touch Pad	Project-Specific	Touch pad

Controller	Port	Voltage Domain	Bus Net Names	Bus Speed	Device	7-bit Address	Device Description
EC (NPCX993)	0	PP3300_Z1	EC_I2C_EEPROM_SCL EC_I2C_EEPROM_SDA	400kHz	M34E02-FDW6TP	0X50, 0X30	CBI EEPROM 0X50 - Norm, 0X30 -WP
	1	PP1800_S5	EC_I2C_SENSOR_SCL EC_I2C_SENSOR_SDA	400kHz	BMI323 LSM6DS3TR-C (2nd)	0x69	IMU
					BMA422 LIS2DWLTR (2nd)	0x19	Accelerometer (LID)
	3	PP3300_Z1	EC_I2C_USB_C0_SCL EC_I2C_USB_C0_SDA	1MHz	RAA489000	0X09	Battery Charger
					RAA489000	0X22	TCPC
					PI3USB9201	0X5F	BC1.2 Detector
	7	PP3300_Z1	EC_I2C_BATTERY_SCL EC_I2C_BATTERY_SDA	100kHz	Smart Battery	Pack-Specific	







MEMORY STRAP CONFIG



	Supplier	MPN	strap			
2GB	Micron	MT62F512M32D2DR-031 WT:B	001	R992	R990	R987
	SK Hynix	H9JCNNNBK3MLYR-N6E	001	R992	R990	R987
4GB	Samsung	K3LKBKB0BM-MGCP	000	R992	R990	R988
	Micron	MT62F1G32D4DR-031 WT:B	011	R992	R989	R987
	SK Hynix	H58G56AK6BX069	000	R992	R990	R988



[DESIGN NOTE]
PCH GLITCH MITIGATION

QS_HP_BCLK_R




DMIC_UICAM_CLK_R

DMIC_UICAM_DATA_R

R544
1/20W_100K_1%_0201(DNS)

R545
1/20W_100K_1%_0201(DNS)

R546
1/20W_100K_1%_0201(DNS)




















[4BIT BOOT CONFIGURATION]





```


BIT3 - GPP_H2_STRAP
BIT2 - GPP_H1_STRAP
BIT1 - GPP_H0_STRAP
BIT0 - GPP_CS_STRAP
B'0000 - BIOS/CSE ON SPI, ESPI ENABLED
B'0010 - BIOS/CSE ON SPI, ESPI DISABLED
B'0100 - BIOS ON ESPI PERIPHERAL CHANNEL
          CSE ON MASTER ATTACHED SPI
B'1000 - BIOS/CSE ON ESPI ATTACHED DEVICE
B'1100 - BIOS ON ESPI PERIPHERAL CHANNEL
          CSE ON SLAVE ATTACHED SPI.
OTHERS: RESERVED.
NEAK INTERNAL PD 20K ON ALL STRAPS
SAMPLE # RSMRST# (RISING)

```












CAD NOTE: PP0500_MEM_S3
4X 1UF PER DRAM, 2 PER SHORT EDGE CLOSE TO VDDQ
1X 10UF PER DRAM




CAD NOTE: PP1800_MEM_S3
4X 1UF PER DRAM, 2 PER LONG EDGE CLOSE TO VDD1
1X 10UF PER DRAM





CAD NOTE: PP1050_MEM_S3
6X 1UF PER DRAM, 2 PER SHORT EDGE, 1 PER LONG EDGE, CLOSE TO VDD2H/VDD2L
1X 10UF PER DRAM




CAD NOTE: PP0500_MEM_S3 EMC CAPS
2X 12PF, 2X 2.2PF




CAD NOTE: PP1050_MEM_S3 EMC CAPS
3X 12PF, 3X 2.2PF






CAD NOTE: PP0500_MEM_S3 EMC CAPS
2X 12PF, 2X 2.2PF




CAD NOTE: PP1050_MEM_S3 EMC CAPS
3X 12PF, 3X 2.2PF



CBI EEPROM



[Note_5/25]
EEPROM change to
SA0000AQ500 (M34E02-FDW6TP)



C2D2


[CAD NOTE]
PLACE TP9 NEAR C2D2 (J25) CONNECTOR

TP136 1 >>> UART_SOC_RX_DBG_TX 9.21
TP137 1 <<< UART_SOC_TX_DBG_RX 9.21




To C2D2


IN1/IN2:
L: COM - NC
H: COM - NO



BIOS MUX





SPI FLASH (BIOS)




Colay OZ711LV2LN/RTS5232S/GL9750

OUTPUT CURRENT LIMITING:			
	OZ711LV2LN	GL9750	
VDD1 (3.3V)	800mA	800mA	
	SA00009F600	SA00009J610	







Speaker




Speaker-ALC1019




Speaker-MAX98357



Speaker-CONNECTOR




CODEC




Sensor

IMU 6 AXIS









WFC [USB]

WFC [USB]



Document Number		LCFC	
Size Custom	Title KBD,FAN,LEDs,TRACKPAD,PEN		Rev 0.3
Date:	Friday, January 08, 2023	Sheet	27 of 44





LCD



Camera

G-Sensor
TABLET_MODE


DMIC

Touch


DMIC LEVEL SHIFT



DISPLAY CONNECTOR GO HERE
PLACEHOLDER CONNECTOR




Close to J6




- PP1800_S5
- DMIC
- G-Sensor
- PP3300_LDO_Z
- LiD_TABLET_Sensor
- PP1800_S5
- LCD
- TOUCH PANEL
- Camera
- PPVAR_SYS
- PANEL BACKLIGHT PWR


USB-A BC1.2 Option

USB-A POWER




USB3.2 Gen1





PJT7838 60V N-Channel Enhancement Mode MOSFET						
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	$V_{DS(BR)}$	$V_{GS}=10V, I_D=250\mu A$	50	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	0.5	0.85	1.0	V
		$V_{DS}=10V, I_D=500mA$	-	1.2	1.45	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=200mA$	-	1.3	1.95	Ω
		$V_{GS}=2.5V, I_D=100mA$	-	1.7	4.0	Ω






IMVP9.1 CONTROLLER
PLACEHOLDER



For Vboot = 0V EXT Load Value				
Note		6W	15W	
Core_IMON	R1059	270	470	
	R1067	4.3K	3.16k	
	R1077	6.2K	3.24k	
SET1	R1053	80.6k	191k	
	R3301	25.5k	21.5k	
SET3	R1061	47.5k	42.2k	
	R1062	11.5k	10.2k	
	R1063	150	0	
Core_comp	R1088	30K	24K	
	R1094	160	402	
	R5000	10k	Dummy	
Disable core phase	R5001	0	Dummy	
	SET2	R1056	196k	150k

For Vboot = 1.05V



	6W	15W
R1053	39.2k	54.9k
R3301	37.4k	29.4k
R1055	560	422
R1056	34.8k	33.2k
R1057	15k	15.4k



PLACEHOLDER







State	VDD2 (Vref)	VDDQ (Vref)	Res to GND
M1	0.9V	0.3V	0
M2	1.1V	0.6V	90K
M3	1.065V	0.3V	150K
M4	1.065V	0.5V	>230K or Float




RMode	MODE	VOUT	3V3LDO
0	Ceramic Cout	5.1V	3.3V
60K	POSCAP Cout	5.1V	3.3V
120K	Ceramic Cout	5V	3.3V
180K	POSCAP Cout	5V	3.3V
Floating	X	3.3V	3.3V

← LOGIC




HW/PWR Portion



HW/EE Portion


Z SLEEP STATE LOGIC

LOW POWER STATE WITH ONLY SOC RTC ENABLED
WAKES FROM POWER BUTTON, LID, USB-C EVENT




[DESIGN NOTE]
RA X CA >= CB X (RB||RC)
TO DISCHARGE CB BELOW OA

PP3300_Z1 LS & LDOS



PP3300_Z1 LS & LDOS





PP1800_Z1 LS & LDOS




POWER MONITORING


ODM MAY OPTIMIZE SENSE CONNECTIONS FOR LAYOUT AS REQUIRED




```
20221109
debug circuit change to DNS
```




```
20221109
debug circuit change to DNS
```




```
20221109
debug circuit change to DNS
```




```
20221109
debug circuit change to DNS
```




```
20221109
debug circuit change to DNS
```





```
20221109
debug circuit change to DNS
```



[SUB-BOARD CONNECTOR]




TCP SIGNALS USED FOR HDMI
TCP_TX0 -> HDMI DATA_2
TCP_TX1 -> HDMI DATA_0
TCP_RX0 -> HDMI DATA_1
TCP_RX1 -> HDMI CLK



TCP Port Signal Mapping for HDMI*

Description	Signal Mapping	
	TCP	HDMI
Main Link (Tx)	TCP_TX0	HDMI Data_2
	TCP_TX1	HDMI Data_0
	TCP_TXRX0	HDMI Data_1
	TCP_TXRX1	HDMI CLK


Note: Apply to TCP ports only.







SCREW HOLES AND SHIELDS

QTHER HOLES



CPU SCREW HOLES



Need to change symbol to EMI_PAD_4P4X0P8

LPDDR5 SHIELDS

