




# Intel Apollo Platform Block Diagram






PCB 6L STACK UP

LAYER 1 : TOP  
 LAYER 2 : VCC  
 LAYER 3 : IN1  
 LAYER 4 : IN2  
 LAYER 5 : GND  
 LAYER 6 : BOT














HARDWARE STRAPS (* = SYSTEM STRAP SELECTION)				
GPIO_39: INTERNAL 20K PD *DISABLE CSE ROM BYPASS: 0 ENABLE CSE ROM BYPASS: 1	GPIO_47: INTERNAL 20K PD *DON'T FORCE DNX FW LOAD: 0 FORCE DNX FW LOAD: 1	GPIO_106: INTERNAL 20K PU *MUST BE HIGH WHEN RSM_RST_N DEASSERTS	GPIO_117: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	GPIO_120: INTERNAL 20K PD *TOP SWAP OVERRIDE DISABLE: 0 TOP SWAP OVERRIDE ENABLE: 1
GPIO_40: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	GPIO_48: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	GPIO_111: INTERNAL 20K PU DO NOT BOOT FROM SPI: 1 *BOOT FROM SPI: 0	GPIO_123: INTERNAL 20K PU MUST BE HIGH WHEN RSM_RST_N DEASSERTS	GPIO_121: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS
GPIO_43: INTERNAL 20K PU ENABLE BOOT FROM EMMC: 1 *DISABLE BOOT FROM EMMC: 0	GPIO_104: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	GPIO_118: INTERNAL 20K PD *NO FLASH DESCRIPTOR OVERRIDE: 0 OVERLAY FLASH DESCRIPTOR: 1	GPIO_112: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	
GPIO_44: INTERNAL 20K PU *ENABLE BOOT FROM SPI: 1 DISABLE BOOT FROM SPI: 0	GPIO_105: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	GPIO_110: INTERNAL 20K PU LPC BUFFERS AT 1.8V: 1 *LPC BUFFERS AT 3.3V: 0	GPIO_113: INTERNAL 20K PD *MUST BE LOW WHEN RSM_RST_N DEASSERTS	




CONFIG_STRAP1	CONFIG_STRAP2	CONFIG
PU	PU	CONFIG_0
PU	PD	CONFIG_1
PU	Z	CONFIG_2
PD	PU	CONFIG_3
PD	PD	CONFIG_4
PD	Z	CONFIG_5
Z	PU	CONFIG_6
Z	PD	CONFIG_7
*Z	*Z	CONFIG_8











Quanta Computer Inc.

PROJECT : ZRX

Size	Document Number <b>APL GROUND</b>	Rev 1A
Date:	Friday, July 21, 2017	Sheet 9 of 38



CPU\_APL\_1296P




CPU\_APL\_1296P






Quanta Computer Inc.

PROJECT : ZRX


Size	Document Number	Rev
		1A
	APL NO CONNECT	
Date: Friday, July 21, 2017	Sheet 2	of 38










# PCH SPI FLASH




# EC SPI FLASH












# 32 GB EMMC SD STORAGE

150 uA SLEEP CURRENT




## SD Connector






AMBIENT TEMPERATURE SENSOR SHOULD BE PLACED NEAR HEADPHONE JACK, AWAY FROM IC'S  
DO NOT CHANGE THERMISTOR TYPE



# FINGER PRINT CONNECTOR

# Not - Ready


Modify the pins assignment to meet Quanta's layout symbol rule.



# NFC CONNECTOR

SUBJECT TO CHANGE PER QUANTA REQUEST



Remove This Function




# TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)

## (TPD)

TPD->100kHz, TS=400Khz  
Intel design guide suggestion  
MCP\_Put\_10u.  
PDR\_Lock\_10u.  
TS=3x5inch  
400Khz10->10u=.2.4.0.4k.  
100Khz 10->100u=.9k-1k.




# KB\_BL Control




Quanta Computer Inc.  
PROJECT : ZRX

Size Document Number Rev  
BASE: KB, TP, NFC, FINGER  
Date: Friday, July 21, 2017 Sheet 20 of 38


## EDP2-EDP3 DOES NOT NEED TO ROUTE TO CONNECTOR



## CCD/DMIC BOARD (KX022+DMIC)




## EDP + TouchScreen Connector



## Sensor I2C Level shift


Remove This Function

## TOUCH SCREEN




## C-PANEL CAMERA

Remove This Function








## M.2 connector ( Wifi+BT )





## GPS connector

Remove This Function







## PORT 0 TYPE-C MLB



### ESD Protection





# PORT 0

PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR

PP5000\_A  
C307  
150u6.3V\_3528H1.9

# PORT 1

PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR

PP5000\_A  
C308  
150u6.3V\_3528H1.9

B2A\_Update U39 FP to sot23\_213-2\_4-95-1\_1h

[24]

EN\_USB\_C1\_5V\_OUT

»


USB\_C1\_OC\_ODL

»


EN\_USB\_C1\_5V\_OUT

## **POWER - BATTERY CHARGER**




## ROHM BUCK-BOOST CHARGER




# POWER - PMIC LOGIC




## **POWER - PMIC RAILS**




06/09/17 Add AP22




# PP3300\_A





# PP5000\_A





## POWER - LOAD SWITCHES



# INAs




## HOLES




## POWER TEST PAD


6/6/16 Remove solder mask on PAD 1 - PAD12

6/29/16 Add solder mask on PAD 1 - PAD12



Locate with TPM (Page 21)





## Low-speed connector

196538-40041-3

6/23/16  
ADDED 1 MORE PPVAR\_USB\_C1\_VBUS PINS  
ADDED 1 MORE PP5000\_USB\_A1\_VBUS PINS  
REMOVED 2 GND PINS

8/11/16  
ADDED EC\_VOLUP\_BTN\_ODL TO PIN25(17)  
ADDED EC\_VOLDN\_BTN\_ODL TO PIN26(16)

8/30/16  
ADDED TABLET\_MODE TO PIN24

5

4

3

## High-speed connector

51540-03001-001

[4] USB3\_1\_A1\_RX\_P

[4] USB3\_1\_A1\_RX\_N

[4] USB3\_1\_A1\_TX\_P

[4] USB3\_1\_A1\_TX\_N

[3] DDI1\_TX0\_P

[3] DDI1\_TX0\_N

[3] DDI1\_TX1\_P

[3] DDI1\_TX1\_N

[3] DDI1\_TX2\_P

[3] DDI1\_TX2\_N

[3] DDI1\_TX3\_P

[3] DDI1\_TX3\_N

[29] USB2\_1\_C1\_CHARGER\_N

[29] USB2\_1\_C1\_CHARGER\_P

[4] USB3\_5\_C1\_RX\_N

[4] USB3\_5\_C1\_RX\_P

[25] USB2\_3\_A1\_S\_P

[25] USB2\_3\_A1\_S\_N

[4] USB3\_5\_C1\_TX\_N

[4] USB3\_5\_C1\_TX\_P


Size Document Number

MLB CONNECTORS

Rev 1A

Date: Friday, July 21, 2017

Sheet 36 of 38



4/13 Updated

2

1

A



Quanta Computer Inc.

PROJECT : ZRX

Size	Document Number	Rev
	MLB CONNECTORS	1A

Model	Version	CHANGE LIST
ZRX	B	<p>2017/3/7  page 20 Change U18 U19 P/N to SN1702001RTER  page 23 Change J6 footprint to ngff-nase0-s6701-tsh4-ke-smt</p> <p>2017/3/9  page 24 Change R37 from 5.11K ohm to 11.8K ohm for Build 2  page 31 Change R528 to 30Kohm for thermal protect when temp is 76.3C  page 20 Change U18 U19 P/N to SLGC55545VTR  page 36 Change J18 P/N form DFFC30FR181 to DFFC30FR172</p>
Ramp	C	<p>2017/4/6  page 29 DNI R20 , Add C4884 0.1uF Cap to GND on CHARGER_IADP_RESET_L  page 06 Changed R38 and R39 pull-up value to 1K</p> <p>2017/4/11  page 24 Add EOSD/ESD solution ( R4539 33ohm and C194 180pF) on EC_TPD_EN  Change EC_TS_EN from EC_GPIO83 to EC_GPIO00  Add EOSD/ESD solution ( R4542 33ohm and C4887 180pF) on LID_OPEN  page 21 Change EC_TS_EN from J19 Pin23 to J19 Pin8 ,  Add EOSD/ESD solution ( R4540 33ohm and C4885 180pF) on EC_TS_EN  Add EOSD/ESD solution ( R4541 33ohm and C4886 180pF) on EDP_HPD_3V3  Add pull High Register(R4543 100k ohm) on TOUCHSCREEN_EN_3V3_OD  page 20 Add ESD solution (D41) on MECH_PWR_BTN_IN_ODL  page 24 Change R37 to 20.5K ( BUILD 3 )</p> <p>2017/4/12  page 24 Add EOSD/ESD solution ( R459 2.2ohm and R4544 2.2ohm) on Embed Controller Power (U12.M13/U12.N1 and U12.C13/U12.H13  page 07 change Q79,Q81,Q82 P/N to PJA3413</p> <p>2017/5/04  page 21 DNI R4543</p> <p>2017/5/11  page 20 DNI SW3 ( Hardware power Key )</p> <p>2017/5/15  Change 0-ohm to short pad  page 04 R12,R13,R14,R15  page 05 R281  page 08 R461,R462,R463,R464  page 14 R77,R78,R79,R80,R84,R85,R86,R87  page 15 R180~R187,R174,R200  page 19 R96,R43,R44,R48,R49,R110,R102,R103,R104,R105,R28,R108,R305,R109  page 20 R4535,R4536,R4537  page 21 R4521,R4524  page 24 R146  page 25 R254,R255  page 29 R328,R330,R400,R406,R524  page 31 R407,R408,R414,R525,R530  page 33 R498  page 35 R813,R818 ~ R823,R826,R827,R828,R841,R842,R847 ~ R853,R855,R856,R334 ~ R338,R450 ~ R452,R503,R504,R873,R874,R876,R859 ~ R866,R869~R872</p> <p>2017/5/17  Change milli-ohm to short pad  page 30 R393/0.51ohm</p> <p>2017/5/18  DNI INAs Function  page 16 Q68,Q69,Q75,C442,C443  page 30 R892,R893  page 31 R882,R883,R884,R885,R886,R887,R890,R891  page 32 R878,R879,R880,R881,R4322,R4323  page 33 R897,R898,R899,R900,R901,R902,R903,R904  Change milli-ohm to short pad  page 30 R402/0.02ohm,R403/0.02ohm  page 31 R460/0.002,R412/0.01,R416/0.02,R417/0.02,R425/0.002  page 32 R422/0.002,R415/0.51,R421/0.002  page 33 R364/0.02,R367/0.02,R368/0.1,R369/0.1,R370/0.02,R381/0.02,R383/0.02,R384/0.1,R386/0.02,R387/0.1,R389/0.02,R390/0.02</p> <p>2017/5/24  ADD PMIC Power Issue Debug  page 30 Add R4548, R4348 0 ohm resistor and change R393 to 0 ohm.  page 31 Add R4350 0 ohm resistor.</p> <p>2017/6/02  page 25 Change U18,U19 P/N to TI-SN1702001RTER</p> <p>2017/6/12  page 30 Change the net name at 55 pin of PMIC to PMIC_VSYS.  page 31 Add U98 group for PMIC issue in PMIC_VSYS</p> <p>2017/6/15  page 30 Add R4550 bypass to avoid U41 Logic unit</p>

Model	Version	CHANGE LIST
ZRX	C Ramp	<p>2017/6/19 page 6 Add R4538 on GP_15 for S3 issue. It can using TP to wake up on S3</p> <p>2017/6/19 Change 0-ohm to short pad page 30 R4548 ,R393 page 33 R385</p> <p>2017/7/28 page 30 DNI J1, R519 ,U44 ; Remove SERVO Function</p>