


Intel Braswell Platform Block Diagram



Braswell GPIO

GPIO Name	Use As	Signal Name	Internal Pull-up/down	External Pull-up/down	Power
GP_CAMERA00	Native	XDP	20K PD		1.8VA
GP_CAMERA01	Native	XDP	20K PD		1.8VA
GP_CAMERA10		NC	20K PD		1.8VA
GP_CAMERA11	Native	HW SETTING	20K PD		1.8VA
GP_CAMERA002	Native	XDP	20K PD		1.8VA
GP_CAMERA03	Native	XDP	20K PD		1.8VA
GP_CAMERA04	Native	XDP	20K PD		1.8VA
GP_CAMERA05	Native	XDP	20K PD		1.8VA
GP_CAMERA06	Native	XDP	20K PD		1.8VA
GP_CAMERA07	Native	XDP	20K PD		1.8VA
GP_CAMERA08	Native	XDP	20K PD		1.8VA
GP_CAMERA09	Native	HW SETTING	20K PD		1.8VA
HV_DDIO_HPD	Native	USB_C	20K PD		1.8VA
HV_DDIO_DDC_SCL		NC	20K PU		1.8VA
HV_DDIO_DDC_SDA		NC	20K PU		1.8VA
PANEL0_BKLTCTL		NC	0		1.8VA
PANEL0_BKLTEN		NC	0		1.8VA
PANEL0_VDDEN		NC	0		1.8VA
HV_DDII_HPD	Native	EDP_HPD_L	20K PD		1.8VA
PANEL1_BKLTCTL	Native	EDP_BKLTCTL	0		1.8VA
PANEL1_BKLTEN	Native	EDP_BKLTEN	0		1.8VA
PANEL1_VDDEN	Native	EDP_VDDEN	0		1.8VA
HV_DDII_HPD	Native	INT_HDMI_HPD	20K PD		1.8VA
HV_DDII_DDC_SCL	Native	HDMI_DDCCLK_SW	20K PU		1.8VA
HV_DDII_DDC_SDA	Native	HDMI_DDCDATA_SW	20K PU		1.8VA
SDMMC1_CLK	Native	EMMC_CLK	0(20K PD)		1.8VA
SDMMC1_CMD	Native	EMMC_CMD	2(20K PU)		1.8VA
SDMMC1_D0	Native	EMMC_D0	2(20K PD)		1.8VA
SDMMC1_D1	Native	EMMC_D1	2(20K PD)		1.8VA
SDMMC1_D2	Native	EMMC_D2	2(20K PD)		1.8VA
SDMMC1_D3_CD_N	Native	EMMC_D3	2(20K PU)		1.8VA
MMC1_D4_SD_WE	Native	EMMC_D4	2(20K PU)		1.8VA
SDMMC1_D5	Native	EMMC_D5	2(20K PU)		1.8VA
SDMMC1_D6	Native	EMMC_D6	2(20K PU)		1.8VA
SDMMC1_D7	Native	EMMC_D7	2(20K PU)		1.8VA
SDMMC1_RCLK	Native	EMMC_RCLK_R	2(20K PD)		1.8VA
FST_SPI_CLK	Native	FAST_SPI_CLK	OUTPUT*		1.8VA
FST_SPI_CS0_N	Native	FAST_SPI_CS0	OUTPUT*		1.8VA
FST_SPI_CS1_N		NC	OUTPUT*		1.8VA
FST_SPI_CS2_N	GPO	LTE_DISABLE#	OUTPUT*		1.8VA
FST_SPI_D0	Native	FAST_SPI_D0	20K PU		1.8VA
FST_SPI_D1	Native	FAST_SPI_D1	20K PU		1.8VA
FST_SPI_D2		NC	20K PU		1.8VA
FST_SPI_D3		NC	20K PU		1.8VA
GPIO_DFX0	Native	XDP	20K PD		1.8VA
GPIO_DFX1	Native	XDP	20K PD		1.8VA
GPIO_DFX2	Native	XDP	20K PD		1.8VA
GPIO_DFX3	Native	XDP	20K PD		1.8VA
GPIO_DFX4	Native	XDP	20K PD		1.8VA
GPIO_DFX5	Native	XDP	20K PU		1.8VA
GPIO_DFX6	Native	XDP	20K PU		1.8VA
GPIO_DFX7	Native	XDP	20K PU		1.8VA
GPIO_DFX8	Native	XDP	20K PU		1.8VA
GPIO_SUS0	Native	HW SETTING	20K PD		1.8VA
GPIO_SUS1	Native	HW SETTING	20K PD		1.8VA
GPIO_SUS2	Native	HW SETTING	20K PU		1.8VA
GPIO_SUS3	Native	HW SETTING	20K PD		1.8VA
GPIO_SUS4	Native	HW SETTING	20K PD		1.8VA
GPIO_SUS5	Native	HW SETTING	20K PD		1.8VA
GPIO_SUS6	Native	HW SETTING	20K PU		1.8VA
GPIO_SUS7	Native	HW SETTING	20K PU		1.8VA
SEC_GPIO_SUS8	Native	HW SETTING	20K PU		1.8VA
SEC_GPIO_SUS9	Native	HW SETTING	20K PD		1.8VA
SEC_GPIO_SUS10	Native	HW SETTING	20K PD		1.8VA
SEC_GPIO_SUS11	GPI	SIM_DET_C	0(20K PD)		1.8VA
MF_HDA_CLK		NC	0(20K PD)		1.8VA/1.5VA
MF_HDA_DOCKEN_N	GPI	MIC_PRESENT_L_SOC	20K PD		1.8VA/1.5VA
MF_HDA_DOCKRST_N	GPO	AUDIO_SWITCH_INT_N	0(20K PD)		1.8VA/1.5VA
MF_HDA_RST_N		NC	20K PD		1.8VA/1.5VA
MF_HDA_SDIO		NC	20K PD		1.8VA/1.5VA
MF_HDA_SDIO1		NC	20K PD		1.8VA/1.5VA
MF_HDA_SDO		NC	20K PD		1.8VA/1.5VA
MF_HDA_SYNC		NC	20K PD		1.8VA/1.5VA
UART1_CTS_N		NC	20K PU		1.8VA
UART1_RTS_N		NC	1(20K PU)		1.8VA
UART1_RXD	Native	SOC_UART_RX	20K PU		1.8VA
UART1_TXD	Native	SOC_UART_TX	1(20K PU)		1.8VA
UART2_CTS_N		NC	20K PU		1.8VA
UART2_RTS_N		NC	1(20K PU)		1.8VA
UART2_RXD		NC	20K PU		1.8VA
UART2_TXD		NC	1(20K PU)		1.8VA
GPIO_ALERT	Native	AJACK_PRESENT_SOC	0(20K PU)*		1.8VA
I2C0_SCL	Native	I2C_0_SCL	2(1K PU,OD)		1.8VA
I2C0_SDA	Native	I2C_0_SDA	2(1K PU,OD)		1.8VA
I2C1_SCL	Native	I2C_1_SCL	2(20K PU,OD)		1.8VA
I2C1_SDA	Native	I2C_1_SDA	2(20K PU,OD)		1.8VA
I2C2_SCL	Native	I2C_NFC_SCL	2(20K PU,OD)		1.8VA
I2C2_SDA	Native	I2C_NFC_SDA	2(20K PU,OD)		1.8VA
I2C3_SCL	GPI	RAM_ID1	2(20K PU,OD)		1.8VA
I2C3_SDA	GPI	RAM_ID3	2(20K PU,OD)		1.8VA
I2C4_SCL		NC	2(20K PU,OD)		1.8VA
I2C4_SDA		NC	2(20K PU,OD)		1.8VA
I2C5_SCL	Native	I2C_5_SCL	2(20K PU,OD)		1.8VA
I2C5_SDA	Native	I2C_5_SDA	2(20K PU,OD)		1.8VA


GPIO Name	Use As	Signal Name	Internal Pull-up/down	External Pull-up/down	Power
I2C6_SCL	Native	I2C_6_SCL	2(20K PU,OD)		1.8VA
I2C6_SDA	Native	I2C_6_SDA	2(20K PU,OD)		1.8VA
MF_ISH_GPIO_0		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_1		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_2		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_3		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_4	GPI	PCR_SPI_WP_D	2(20K PU)*		1.8VA
MF_ISH_GPIO_5		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_6		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_7		NC	2(20K PU)*		1.8VA
MF_ISH_GPIO_8		NC	2(20K PU,OD)		1.8VA
MF_ISH_GPIO_9		NC	2(20K PU,OD)		1.8VA
MF_ISH_I2C1_SDA		NC	2(20K PU,OD)		1.8VA
MF_ISH_I2C1_SCL		NC	2(20K PU,OD)		1.8VA
CX_PRDY_N	Native	XDP	2(5K PU,OD)		1.8VA
CX_FREQ_N	Native	XDP	5K PU,OD		1.8VA
TCK	Native	XDP	5K PD		1.8VA
TDI	Native	XDP	5K PU		1.8VA
TDO	Native	XDP	2		1.8VA
TMS	Native	XDP	5K PU		1.8VA
TLB_SERIRQ	Native	TLB_SERIRQ	20K PU		1.8VA
MF_LPC_CLKOUT0	Native	CLK_PC1_EC_SOC	SLP*		3.3VA/1.8VA
MF_LPC_CLKOUT1		NC	20K PD		3.3VA/1.8VA
MF_LPC_AD0	Native	LPC_AD0	20K PU		3.3VA/1.8VA
MF_LPC_AD1	Native	LPC_AD1	20K PU		3.3VA/1.8VA
MF_LPC_AD2	Native	LPC_AD2	20K PU		3.3VA/1.8VA
MF_LPC_AD3	Native	LPC_AD3	20K PU		3.3VA/1.8VA
LPC_CLKRUN_N	Native	LPC_CLKRUN_L	20K PU		3.3VA/1.8VA
LPC_FRAME_N	Native	LPC_LFRAME#	1(20K PU)		3.3VA/1.8VA
GP_SSP_2_CLK	Native	I2S_BCLK_R	20K PD		1.8VA
GP_SSP_2_FS	Native	I2S_LRCLK_R	20K PD		1.8VA
GP_SSP_2_RXD	Native	I2S_DIN_R	20K PD		1.8VA
GP_SSP_2_TXD	Native	I2S_DOUT_R	0(20K PD)		1.8VA
PCIE_CLKREQ0_N	Native	PCIE_CLKREQ_IMAGES#	20K PU		1.8VA
PCIE_CLKREQ1_N	Native	LTE_WAKE#	20K PU		1.8VA
PCIE_CLKREQ2_N	Native	PCIE_CLKREQ_WLAN#	20K PU		1.8VA
PCIE_CLKREQ3_N	Native	AUDIO_CODEC_IRQ	20K PU		1.8VA
MF_PLT_CLK0	Native	I2S_MCLK_R	CLK(20K PD)		1.8VA
MF_PLT_CLK1	GPI	RAM_ID2	CLK(20K PD)		1.8VA
MF_PLT_CLK2		NC	CLK(20K PD)		1.8VA
MF_PLT_CLK3		NC	CLK(20K PD)		1.8VA
MF_PLT_CLK4		NC	CLK(20K PD)		1.8VA
MF_PLT_CLK5		NC	CLK(20K PD)		1.8VA
PMU_AC_PRESENT	Native	ACPRESENT	20K PU		1.8VA
PMU_BATLOW_N	Native	PMC_BATLOW#	20K PU		1.8VA
PMU_PLTRST_N	Native	SOC_PLTRST#	1(20K PU)*		1.8VA
PMU_PWRBTN_N	Native	SOC_PWRBTN#	20K PU		1.8VA
PMU_RESETBUTTON	Native	SOC_RST_BTN#	20K PU		1.8VA
PMU_SLP_LAN_N		NC	0*		1.8VA
PMU_SLP_S0IX_N	Native	SLP_S0IX#	1*		1.8VA
PMU_SLP_S1_N	Native	SLP_S1#	1*		1.8VA
PMU_SLP_S4_N	Native	SLP_S4#	1*		1.8VA
PMU_SUSCLK	Native	PMC_SUSCLK0	CLK		1.8VA
PMU_WAKE_N	Native	PCR_WAKE_L	20K PU		1.8VA
PMU_WAKE_LAN_N		NC	20K PU		1.8VA
SUS_STAT_N	Native	PMC_SUS_STAT#	1*		1.8VA
SUSPWRDNACK	Native	PMC_SUSPWRDNACK	0(20K PD)		1.8VA
PWM0		NC	0(20K PD)		1.8VA
PWM1		NC	0(20K PD)		1.8VA
SATA_GP0	GPO	WIFI_DISABLE#	20K PD		1.8VA
SATA_GP1	GPI	TS_INT1#	20K PD		1.8VA
SATA_GP2	Native	SATA_DEVSIP_C	0(20K PD)		1.8VA
SATA_GP3	GPI	RAM_ID0	0(20K PD)		1.8VA
SATA_LEDN	GPI	EC_IN_RW_Q	PRG*		1.8VA
SDMMC3_IP8_EN	Native	SDMMC3_IP8_EN	0(20K PD)		1.8VA
SDMMC3_CD_N	Native	SD3_CD#	20K PU		1.8VA
SDMMC3_CLK	Native	SD3_CLK	0(20K PU)		3.3VA/1.8VA
SDMMC3_CMD	Native	SD3_CMD	2(20K PU)		3.3VA/1.8VA
SDMMC3_D0	Native	SD3_D0	2(20K PU)		3.3VA/1.8VA
SDMMC3_D1	Native	SD3_D1	2(20K PU)		3.3VA/1.8VA
SDMMC3_D2	Native	SD3_D2	2(20K PU)		3.3VA/1.8VA
SDMMC3_D3	Native	SD3_D3	2(20K PU)		3.3VA/1.8VA
SDMMC3_PWR_EN_N	Native	SDMMC3_PWR_EN_N	1*		1.8VA
SDMMC2_CLK	Native	NC	0(20K PD)		1.8VA
SDMMC2_CMD		NC	2(20K PU)		1.8VA
SDMMC2_D1		NC	2(20K PU)		1.8VA
SDMMC2_D2		NC	2(20K PU)		1.8VA
SDMMC2_D3_CD_N		NC	2(20K PU)		1.8VA
MF_SMB_ALERT_N		NC	20K PU		1.8VA
MF_SMB_CLK	Native	SMB_SOC_CLK	20K PU		1.8VA
MF_SMB_DATA	Native	SMB_SOC_DATA	20K PU		1.8VA
SPKR		NC	PRG		1.8VA
SP11_CLK	Native	SOC_SPI_CLK	0*		1.8VA
SP11_CS0_N	Native	SOC_SPI_CS#	1		1.8VA
SP11_CS1_N		NC	1		1.8VA
SP11_MISO	Native	SOC_SPI_MISO	20K PU*		1.8VA
SP11_MOSI	Native	SOC_SPI_MOSI	0*		1.8VA
SVID0_ALERT_N	Native	SVID_ALERT#			1.8VA
SVID0_CLK	Native	SVID_CLK			1.8VA
SVID0_DATA	Native	SVID_DATA			1.8VA
USB_OC0_N	Native	USB_OC0#	20K PU		1.8VA
USB_OC1_N	Native	USB_OC1#	20K PU		1.8VA

EC

MEC1322

EC GPIO	Signal Name
GP112	LPC_LAD0
GP114	LPC_LAD1
GP113	LPC_LAD2
GP111	LPC_LAD3
GP117	CLK_PC1_EC
GP120	LPC_LFRAME#
GP116	PLTRST#
GP014	LPC_CLKRUN_L
GP125	KB_COL00
GP126	KB_COL01
GP144	KB_COL02
GP032	KB_COL03
GP142	KB_COL04
GP040	KB_COL05
GP042	KB_COL06
GP043	KB_COL07
GP000	EC_JTAG_TCK
GP100	EC_JTAG_TMS
GP101	EC_JTAG_TDO
GP102	EC_JTAG_TDI
GP103	KB_ROW00
GP104	KB_ROW01
GP001	KB_ROW02
GP002	KB_ROW03
GP003	KB_ROW04
GP106	KB_ROW05
GP004	KB_ROW06
GP107	KB_ROW07
GP005	KB_ROW08
GP006	KB_ROW09
GP007	KB_ROW10
GP010	KB_ROW11
GP011	KB_ROW12
GP012	USBPDP_BOOT0_EC (TP)
GP115	IRQ_SERIRQ
GP044	EC_SLP_S3_L
GP026	EC_SOC_WAKE_SCI_N
GP121	VCC1_RST#
GP131	EC_RST#
GP143	PCR_RSMRST_L
GP063	RSMRST_N_PWRGD
GP162	EC_UART0_RX
GP165	EC_UART0_TX
GP046	DP_USB_C_HPD_0 (TP)
GP047	USB_PD_SCI_INT (TP)
GP050	OTS_SW_EN (TP)
GP065	DELAY_ALL_SYS_PWRGD
GP051	PCR_SUS_STAT_L
GP052	EC_ACDET_CTRL (TP)
GP053	TRACKPAD_PWREN
GP152	EC_KBD_IRQ#
GP127	WAKE_INT (TP)
GP130	ALL_SYS_PWRGD
GP132	EC_PLUG_DETECT
GP133	EC_PWM0
GP135	USBPDP_MCU_RST (TP)
GP136	EC_PWM1
GP140	THERMAL_PROBE_EN_L
GP141	EC_PWM3
GP145	EC_KBD_ALERT
GP147	ALS_INT# (TP)

EC GPIO	Signal Name
GP013	USB_ILIM_SEL
GP027	LID_OPEN_OUT1_R
GP030	EC_ACIN
GP031	VOLUME_UP (TP)
GP033	EC_SPI_WP_ME#
GP034	VOLUME_DOWN (TP)
GP035	SMC_ONOFF_N
GP014	USB2_PWR_EN
GP041	EC_ENTERING_RM
GP045	USB_OC1_L
GP056	EC_TEMP_SENSOR_1
GP057	EC_TEMP_SENSOR_2
GP060	BC_PMON
GP061	EC_ADC0
GP062	EC_TEMP_SENSOR_3
GP066	PCH_WAKE_EC_L
GP105	USB_CTL1
GP110	EC_RSTN_L
GP067	USB3_PWR_EN
GP055	USB_OC0_L
GP210	SUSPWRDNACK_SOC_EC
GP211	PCH_SLP_SX_L
GP200	PCH_SLP_S4_L
GP015	SMB_BC_CLK
GP016	SMB_BC_DATA
GP134	BOARD_ID1
GP017	BOARD_ID2
GP022	EC_SENSOR_I2C1_SCL
GP023	EC_SENSOR_I2C1_SDA
GP020	EC_I2C_USBPDP_SCL_R
GP021	EC_I2C_USBPDP_SDA_R
GP025	SMB_THRM_DATA
GP024	SMB_THRM_CLK
GP151	PROCHOT_EC
GP154	BOARD_ID0
GP155	EC_PERICOM_INT1 (TP)
GP156	PWR_BTN_SELECT
GP157	PCR_SUSPWRDNACK
GP160	PCR_PWRBTN_L
GP161	GYRO_INT1 (TP)
GP163	VP9_CODEC_RESET#
GP206	PCH_SLP_S3_L
GP123	EC_STRAP_GPTIO1
GP202	EC_BU_DISABLE
GP203	STARTUP_BUTTON_DETSET
GP205	SNC_SHUTDOWN
GP204	USBPDP_RST_OFF (TP)
GP054	EC_SPI_MOSI_R
GP153	EC_SPI_CLK_R
GP146	EC_SPI_CS#_R
GP147	EC_H_L
GP122	EC_VNN_ALERT_N (TP)
GP121	EC_VNN_VCLK (TP)
GP150	WLAN_OF_L






DISPLAY MAPPING	
DDIO	DP - type C
DDI1	eDP
DDI2	HDMI

DISPLAY, XDP, EMMC, SD


SD MAPPING	
SDMMC1	EMMC
SDMMC2	NC
SDMMC3	SD card










PLACE ALL CAPS UNDER THE PKG SHADOW









PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	13 of 68




Terminal Resistor Part1




Terminal Resistor Part2




Terminal Resistor Part3




Terminal Resistor Part4




U1201/U1202 Power Decouple




Reference Power






VTT Power Decouple




Branch Power








PEGATRON Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size A	Project Name Sanance	Rev 1.1
Date:	Friday, February 19, 2016	Sheet 17 of 68





PEGATRON			Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL					
BG1-HW3			Engineer:		
Size A	Project Name Sanance				Rev 1.1
Date: Friday, February 19, 2016		Sheet 18 of 68			




PEGATRON			Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL					
Engineer:					
BG1-HW3		Project Name			Rev
Size A		Sanance			1.1
Date:		Friday, February 19, 2016		Sheet	19 of 68

INTEL Debug Port (CPU)






PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	21 of 68




PEGATRON Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size A	Project Name Sanance	Rev 1.1
Date:	Friday, February 19, 2016	Sheet 22 of 68




PEGATRON			Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL					
BG1-HW3			Engineer:		
Size A	Project Name Sanance				Rev 1.1
Date: Friday, February 19, 2016		Sheet 23		of 68	


Touch Screen(TSN)




EDP Conn




LCD Panel Control





CCD power(FCM)



CCD USB(FCM)





Google Debug Connector




HDMI Cost Reduced level shift (HDM)


HDMI Repeater Optional



PULL-UPS, PULL-DOWNS, CMC AND LEVEL TRANSLATOR




HDMI- CONNECTOR




NOTE:
WHEN USING ACTIVE LEVEL SHIFTER - ESD DIODES are in-built in PS8203.
WHEN USING PASSIVE LEVEL SHIFTER - It is recommended to add external ESD DIODES on board for the below signals

- 1) HDMI_DDCCLK_CONN
- 2) HDMI_DDCDATA_CONN
- 3) HP_DET_CN

Straps -- strap detect @ RSMRST# assertion				
Purpose	Pin Name	Pull-Up/Pull Down	Polarity	Default State on board?
DDIO Detected	GPIO_SUS0	Weak internal pull down	When '1'-Port DDIO is Detected When '0'-PortB is not detected (could be overwritten by BIOS in case it used as GPIO)	High
DDI1 Detected	GPIO_SUS1	Weak internal pull down	When '1'-Port DDI1 is Detected When '0'-PortC is not detected (could be overwritten by BIOS in case it used as GPIO)	High
A16 swap override	GPIO_SUS2	Weak internal pull up	A16 override if sampled low. (Changes bootloader address)	High
DSI Display Detected	GPIO_SUS3	Weak internal pull down	When '1'-DSI Port is Detected (could be overwritten by BIOS in case it used as GPIO)	Low
Boot BIOS Strap BBS	GPIO_SUS4	Weak internal pull up	Boot BIOS from LPC if sampled low	High
Flash Descriptor Security Override	GPIO_SUS5	Weak internal pull up	Security measures defined in the Flash Descriptor is overridden if sampled low	High
DFX Boot Halt Strap & VISA Early POSM Debug Enable	GPIO_SUS6	Weak Internal Pull Up	0 = Halt Boot and Early POSM Debug 1 = Normal operation.	High
DFX Sus Debug Strap	GPIO_SUS7	Weak Internal Pull Up	0 = SUS Debug 1 = No SUS Debug	High
ICLK, USB2, DDI SFR Supply Select-	SEC_GPIO_SUS8	Weak Internal Pull Up	0: supply is 1.25V; 1: supply is 1.35V	Low
ICLK SFR Bypass	SEC_GPIO_SUS9	Weak internal Pull Down	0- no bypass; 1: bypass with 1.05V	Low
POSM Select	SEC_GPIO_SUS10	Weak internal Pull Down	Selects which POSM will be observed at time 0. 0 = Fuse Controller 1 = BMC	Don't care, if GPIO_SUS6 is pulled high.
ICLK Xtal OSC Bypass	GP_CAMERASB08	Weak internal Pull Down	0- no bypass; 1: bypass	Low
CCU SUS RO Bypass	GP_CAMERASB09	Weak internal Pull Down	0- no bypass; 1: bypass	Low
RTC OSC Bypass	GP_CAMERASB11	Weak internal Pull Down	0- no bypass; 1: bypass	Low



(7) NFC_PWR_MANAGE
(7) NFC_FW_RESET#
(7) TP_RSVD_STRAP3
(5,20) OBSFN_C0
(5) TP_RSVD_STRAP1
(5) TP_RSVD_STRAP2
(7,45) SOC_WAKE_SCI_N





Modify
1214

WIFI/BT COMBO (NGFF E KEY)


BT


PQC modify 1113




PEGATRON		Title : NGFF_WLAN/BT_CONN	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer: Howard_Chen	
Size A	Project Name Sanance		Rev 1.1
Date: Friday, February 19, 2016		Sheet 28 of 68	

EMMC CHIP





IO_BOARD_CONN




12V18GBSM057


PEGATRON		Title : IO_DB_CONN_(MB)		A
PEGATRON PROPRIETARY AND CONFIDENTIAL				
BG1-HW3		Engineer: Howard_Chen		
Size A	Project Name Sanance			Rev 1.1
Date: Friday, February 19, 2016		Sheet 31 of 68		

USB 3.0 PORT2 and CHARGER(MB)


SLEEP & CHARGE




USB3.0 PORT



ESD CHIP




Keyboard Conn




EMI Requirement
Close to Connector J3103

EMI Remove 0916





Track PAD BOARD CONN (TPD)




HOLELESS RESET 2-CHIP(KBC)



Connect to EC reset pin
Connect to GPIO on CPU
with PU to GPIO power
well
Connect to EC pin C5 (must
be low when EC IN RESET)



BATTERY CHARGER




<Variant Name>

PEGATRON Title : +VBATA
PEGATRON PROPRIETARY AND CONFIDENTIAL



Engineer: *Remie*

Size C	Project Name BRASWELL_CHROME	Rev 1.1
Date: Friday, February 19, 2016	Sheet 35 of 68	



POWERON and WAKE SEQUENCING



+5VO & +3VO POWER SUPPLY




DISCHARGE CKT



<Variant Name>

PEGATRON				Title : +V3P3A +V5A
PEGATRON PROPRIETARY AND CONFIDENTIAL				
Engineer: Remiel				
Size	Project Name	BRASWELL_CHROME		Rev
C				1.1
Date:	Friday, February 18, 2016	Sheet	36	of 68

PMIC






<Variant Name>

PEGATRON Title : **PMIC**

Engineer: *Remiel*


Size	Project Name	Rev
	BRASWELL_CHROME	1.1
Date:	Friday, February 19, 2016	Sheet 39 of 68

Braswell +VCC +VGG +VDDQ




POWER GATE


+V3P3DX_EDP




+V3P3S




+V5S















PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	42 of 68

Thermal Sensor (THM)







	PTH/NPTH	Ø	TOP PAD	BTM_PAD	
1	PTH	2.5	6.5	6.5	
2	PTH	2.5	6.5	6.5	
3	PTH	2.5	3.2/6.5	See No.3	
4	PTH	2.8	3.2/6.5	See No.4	
5	PTH	2.5	6.5	6.5	
6	PTH	2.5	6.5	6.5	
7	PTH	2.5	5.0	3.0	
8	PTH	2.7 L3.2	5.0	N/A	
9	PTH	2.5	See No.9	N/A	
10	PTH	2.5	See No.10	N/A	
11			See No.11		
12			See No.11		
13	PTH	2.7 L3.2	5.0	N/A	
14	PTH	2.5	6.5	6.5	
15	NPTH	2.5	N/A	N/A	




PWR ON SEQUENCE




PWR ON SEQUENCE




USB OC





PWR ON SEQUENCE



PWR ON SEQUENCE




PWR ON SEQUENCE




LTE


AC DETECT




HW RESET




TRACK PAD I2C_5




EC I2C_6



WIFI











eDP CONTROL PIN










TOUCH SCREEN I2C_0

INA DEVICES 1




INA DEVICES 2






PEGATRON			Title : *****		
PEGATRON PROPRIETARY AND CONFIDENTIAL					
BG1-HW3			Engineer:		
Size A	Project Name Sanance				Rev 1.1
Date: Friday, February 19, 2016		Sheet 49		of 68	



PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	50 of 68



PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	51 of 68

KEPLER

PEGATRON


Title : KEPLER

PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: Howard_Chen

Size A	Project Name Sanance	Rev 1.1
-----------	-------------------------	------------

Date: Friday, February 19, 2016Sheet 52 of 68




PEGATRON		Title : VIDEO CODEC	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer: Howard_Chen	
Size A	Project Name Sanance		Rev 1.1
Date:	Friday, February 19, 2016	Sheet	53 of 68

```
update dsn 0203 1300  update dsn 0203 1300  (Joe Lo) [2016/02/03 下午 01:14:32]
```


Date:	Friday, February 19, 2016	Sheet	54	of	68
-------	---------------------------	-------	----	----	----

USB 3.0 PORT1 and CHARGER(MB)


SLEEP & CHARGE




USB3.0 PORT




ESD CHIP






PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date: Friday, February 19, 2016		Sheet 56 of 68	




PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3		Engineer:	
Size A	Project Name Sanance		Rev 1.1
Date: Friday, February 19, 2016		Sheet 57 of 68	


DC Jack CONN



PWR BTM (Without KB)





BATT CONN





HEADPHONE/Mic combo (ADO)

combo jack
Normal open
P/N: DFTJ06FR652
PIN1 ---> L?
PIN2 ---> R?
PIN3 ---> GND/MIC?
PIN4 ---> MIC/GND?
PIN5 ---> JD?
PIN6 ---> GND?
PIN7 ---> Shielding?




SOC DET (ADO)





PEGATRON		Title : AUDIO JACK	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HWS		Engineer: Howard_Chen	
Size A	Project Name Sanance	Rev 1.1	
Date: Friday, February 19, 2016		Sheet 59 of 68	

LID Switch




PEGATRON PEGATRON PROPRIETARY AND CONFIDENTIAL				Title LID	
BG1-HW3				Engineer: Howard_Chen	
Size A	Project Name Sanance			Rev 1.1	
Date:		Sheet	60	of	68

LED Display




PEGATRON		Title : LED	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HWS		Engineer: Howard_Chen	
Size A	Project Name Sanance		Rev 1.1
Date:		Friday, February 19, 2016	
Sheet		61	of 68




PEGATRON		Title : *****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BGT-HWS		Engineer: Howard_Chen	
Size A	Project Name Sanance		Rev 1.1
Date:		Sheet	62 of 68

IO CONN (DB)




Codec PWR




PEGATRON		Title : AUDIO POWER	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BGT-HWS		Engineer: Howard_Chen	
Size A	Project Name Sanance Friday, February 19, 2016	Rev 1.1	
Date:		Sheet	65 of 68

Internal Speaker (ADO) -- > (2W)




SB *2pcs TYPE-A (1, 2)



SB *2pcs TYPE-B (3, 4)



SB *1pcs TYPE-C (5)



PEGATRON		Title : SCREW HOLE	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HWS		Engineer: Howard_Chen	
Size A	Project Name Sanance Friday, February 19, 2016		Rev 1.1
Date:		Sheet 67 of 68	

A --> B Build

- 11/09.
(1) Change Symbol Q3405 to dual MOS symbol to do Level for SPI write protect.
(2) Change net name from SLP_S3# to PCH_SLP_S3_L .
(3) Modify DC-IN Circuit , remove L5801 ; add C5806 ,C5807 ; Change 5800 Bead material current to 5 Amp ; Set C5803 un-staff.
(4) Update Board ID for B Build stage (001)

PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
History Engineer:		
Size C	Project Name Sennance	Rev 1.1
Date:	Friday, February 19, 2016	Sheet 66 of 68