

1. Schematic Page Description :

Origins Schematic Ver :

01

SoC I2C table

Function	Channel	Read	Write
Touch Screen	I2C0	0x?	
Audio Codec	I2C1	0x?	0x?
VNN (reserve)	I2C4		
Track Pad	I2C5		
EC	I2C6		

EC SMBus/I2C table

Function	Channel	Address
Battery/Thermal	SMB0	
NA	SMB1	
G-Sensor	I2C1	
PCH	I2C2	
VNN	I2C3	

USB3/2 port mapping

USB3 Port No#	Usage	USB2 Port No#	Usage
USB3P0	NA	USB2P0	I/O(2.0)
USB3P1	NA	USB2P1	LTE
USB3P2	I/O	USB2P2	I/O(3.0)
USB3P3	NA	USB2P3	CCD
		USB2P4	BT

PCIe port mapping

PCIe port No#	Usage	PCIe CLK#	Usage
PCIe_0	Video Codec	PCIe_CLK0	Video Codec
PCIe_1	Video Codec	PCIe_CLK1	NA
PCIe_2	WLAN	PCIe_CLK2	WLAN
PCIe_3	NA	PCIe_CLK3	NA

Current sensor address


Function	Channel	Function	Channel
+VBATA	0x47	+VCC_OUT	0x40
+V5A	0x43	+VGG	0x44
+V3P3A	0x4B	+VNN	0x45
+V1P05A	0x46	+VDDQ_OUT	0x41
+V1P8A	0x49		

Intel Braswell Platform Block Diagram

For ZHRA_DVT SKU1
For ZHRA_SKU2/3

AJ0QJ4VVT04--CPU(1170)BSWN3050 1.6G QJ4V(FCBGA)STNBSQ
AJ0QJ4TVT03--CPU(1170)BSWN3150 1.6G QJ4T(FCBGA)STNBSQ

Default BOM is SKU2




Quanta Computer Inc.
PROJECT : ZHR

Size Document Number Rev 1A
Block Diagram
Date: Monday, September 14, 2015 Sheet 2 of 47

Quanta Confidential


Quanta Confidential



BRASWELL - MEMORY DDR3L CHANNEL B

Soc (CPU)

07



Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	BSW 2/10 (DDR3)	1A
Date:	Monday, September 14, 2015	Sheet 7 of 47

BRASWELL SOC - DISPLAY, XDP, EMMC, SD

Soc (CPU)


08

DISPLAY MAPPING

DDI0	NA
DDI1	eDP
DDI2	HDMI

SD MAPPING

SDMMC1	EMMC
SDMMC2	NC
SDMMC3	SD card



Size	Document Number	Rev
	BSW 3/10 (DDI,SD,EMMC)	1A
Date:	Monday, September 14, 2015	Sheet 8 of 47

09

PCIe MAPPING	
PCIe0	Video Codec
PCIe1	Video Codec
PCIe2	WIFI (StP)
PCIe3	NC



WLAN

level shifter side

Video Codec

WLAN

From debug header




CAD note: Place near to SPI flash



Quanta Computer Inc.
PROJECT : ZHR


Size	Document Number	Rev
	BSW 4/10 (PCIE/SATA/SPI)	1A
Date:	Monday, September 14, 2015	Sheet 9 of 47



BRASWELL - USB INTERFACE

11

SoC (CPU)




Quanta Computer Inc.
PROJECT : ZHR


Size	Document Number	Rev
	BSW 6/10 (USB)	1A
Date:	Monday, September 14, 2015	Sheet 11 of 47

BRASWELL - JTAG, LPC, THERMAL, PMU


SoC (CPU)



RTC Circuitry(RTC)



RTC CIRCUIT




Imax support up to 100uA
Estimate 1.5mW Ploss at Imax



Quanta Computer Inc.

PROJECT : ZHR

Size	Document Number	Rev
	BSW 7/10 (JTAG/LPC/IPMU)	1A
Date:	Monday, September 14, 2015	Sheet 12 of 47



PLACE THESE CAPS CLOSE TO
V33, AA32, AA33, AA35, AA36,
AC32, Y30, Y32, Y33 AND Y35


PLACE THIS CAP CLOSE TO V19 AND V18


PLACE THESE CAPS CLOSE TO
AM21, AM33, AM22, AN22, AN32
AND AM32

PLACE THESE CAPS CLOSE TO
V22, V24, U24, U22, V27 AND U27

PLACE THIS
CAP CLOSE TO


PLACE THESE CAPS CLOSE TO U19





BRASWELL - GND

15




Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	BSW 10/10 (GND)	1A
Date:	Monday, September 14, 2015	Sheet 15 of 47

60 PIN XDP

XDP (DBG)


16





0818 unstuffed related RC components of ITP header

PULL-UPS AND DOWNS FOR XDP SIGNALS

APS







BYTE2_16-23
BYTE3_24-31BYTE0_8-15
BYTE1_0-7BYTE6_48-55
BYTE4_32-39BYTE5_40-47
BYTE7_56-63

Hynix AKD5JGETW00-H5TC4G63AFR-PBA


DE-CAPS FOR MEMORY CHANNEL B



VTT TERMINATIONS



VREF_DQ CIRCUIT




19

SD SLOT POWER SUPPLY

Card Reader (CRD)




CAD note: PLACE THE SERIES RESISTORS NEAR EMMC




This is full size SD card (push-push type)

Card Reader (CRD)



eDP PANEL CONTROL


LCD(LDS)



eDP


eDP CONNECTOR

LCD(LDS)




LCD(LDS)

eDP Power



CAMERA - POWER AND USB CMC


Front Camera(FCM)






Quanta Computer Inc.
PROJECT : ZHR


Size	Document Number	Rev
	eDP/CCD/DMIC/Touch-panel	1A
Date:	Monday, September 14, 2015	Sheet 20 of 47




HDMI LEVEL SHIFTER





HDMI CONNECTOR



LEVEL TRANSLATOR/ EMI




EMI



BSW Strapping Table (based on EDS V1.0), sampled on the rising edge of PMU_RSMRST_N


Pin Name	Strap description	Configuration
GPIO_SUS0	DDI0 Detect	0 = DDI0 not detected 1 = DDI0 detected
GPIO_SUS1	DDI1 Detect	0 = DDI1 not detected 1 = DDI1 detected
GPIO_SUS2	Top Swap (A16 Override)	0 = change boot loader address 1 = Normal operation
GPIO_SUS3	DSI Display Detect (Leave floating if GPIO functionality is not used, it is not POR)	0 = DSI not detected 1 = DSI detected
GPIO_SUS4	BIOS Boot Selection	0 = No SPI 1 = SPI
GPIO_SUS5	Security Flash Descriptors	0 = Not support 1 = Normal operation
GPIO_SUS6	Halt Boot strap	1 = Normal operation (MUST be high at RSMRST# de-assert to ensure proper platform operation and use of GPIO_DFX[8:0])
GPIO_SUS7	DFX SUS DEBUG strap	0 = SUSDUG 1 = No SUSDUG
GPIO_SUS8	PLLs,ICLK,USB2,DDI ,SFR,supply select	0 = Supply is 1.25V 1 = Supply is 1.35V
GPIO_SUS9	ICLK,USB2,DDI,SFR Bypass	0 = No Bypass(Default) 1 = Bypass with 1.05V
GPIO_CAMERASB08	ICLK Xtal OSC Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB09	CCU SUS RO Bypass	0 = No Bypass(Default) 1 = Bypass
GPIO_CAMERASB11	RTC OSC Bypass	0 = No Bypass(Default) 1 = Bypass




WIFI/BT COMBO NGFF E KEY(NGF)

WIFI/BT COMBO (NGFF E KEY)

24




WL/BT NGFF Power




Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	WIFI/BT(NGFF)	1A
Date:	Monday, September 14, 2015	Sheet 24 of 47




MultiMedia SIM (LTE)




Codec (ADO)




26



Codec PWR 5V (ADO)



Internal Speaker (ADO)






Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	Audio Codec/SPK	1A
Date:	Monday, September 14, 2015	Sheet 26 of 47

40mil for each signal

DB CONNECTOR

3CRD says R38 is stuffed





Quanta Computer Inc.
PROJECT : ZHR


Size	Document Number DB /TPM	Rev 1A
Date:	Monday, September 14, 2015	Sheet 27 of 47

USB3 CONN


USB3.0 (UB3)

USB3.0 /HOLE
USB3.0 (UB3)


USB Colay BOM option




USB PWR(non-Charger)




EMI caps



USB3.0 (UB3) USB PWR (Charger)


0910 changed Hole2/Hole3 Footprints
0911 changed Hole2 Footprints

Holes(OTH) MOUNTING HOLES




KBC

KBC(KBC)




TRACK PAD BOARD CONN

Trackpad(TPD)



HOLELESS RESET



1-CHIP(KBC)



Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	KB/TP/HW RST	1A
Date:	Monday, September 14, 2015	Sheet 29 of 47



KBC(KBC)



KBC(KBC)


Dynamic VNN-->RB/RC/RD/QA stuff
RA/RE/QB unstuff
Fixed VNN-->RA/RE/QB stuff
RB/RC/RD/QA unstuff

POWER SEQUENCING




SVID(CPU)

Dynamic VNN-->RA/RB/RC stuff 301 ohm
RD stuff 200 ohm
Fixed VNN-->RA/RB stuff 200 ohm,
RC/RD unstuffed




DATA

Dynamic VNN-->RE/RF/RG stuff 453 ohm
RJ stuff 16.9 ohm
Fixed VNN-->RE/RF stuff 301 ohm,
RG/RJ unstuffed



ALERT


Dynamic VNN-->RK stuff 49.9 ohm
Fixed VNN-->RK unstuff






Thermal (THM)


THERMAL SENSOR SENSORS/Touch screen Board/LED Board




G-Sensor (ACS)




Touch screen(TSN)



Touch screen(TSN)



LED board(UIF)






Quanta Computer Inc.
PROJECT : ZHR

Size	Document Number	Rev
	SENSORS/LEDB	1A






Date: Monday, September 14, 2015 Sheet 33 of 47

SoC(CPU)


PWRON SEQUENCE



PWRON SEQUENCE




ROM WP




USB OC

USB3 OC(UB3)




USB2 OC(UB2)



NOTE:USE 4 BIT LEVEL TRANSLATORS


LTE(LTE)

LTE SIGNALS




KBC(KBC)

AC DETECT




KBC(KBC)

HW RESET




LS of G-sensor



LEVEL TRANSLATOR 2


WiFi(NGF)

WIFI SIGNALS




EDP CONTROL PIN

LCD(LDS)




LS of XDP SMBUS



TRACK PAD I2C_5 SIGNALS


Trackpad(TPD)




Touch Screen(TSN)


Note that there have pull up resistors on I2C/INT on touch controller board
Hugo had the level shifter also

TOUCH SCREEN I2C_0 SIGNALS




Audio(ADO)






VR PAGE: +V5A & +V3P3A

37



38

```
SET3:
ZCD threshold = 75mV
Anti-overshoot = enabled
Fsw > 500kHz
VR Address = 0
```



Place Cout close to BGA loading point

Differential Routing

Fsw = 789.76kHz

VR PAGE : +VGG

SET1:
 Comp. Ramp factor = 267%
 DVID width = 72us
 DVID threshold = 15mV

SET2:
 Icc,max = 13A
 QR trigger = disable
 QR width / Ton = 111%

SET3:
 ZCD threshold = 75mV
 Anti-overshoot = enabled
 Fsw > 500kHz
 VR Address = 5

REQ = 10.462kohm

SVID Interface

Place Cin close to FET VIN pin
 (1uF closer to VIN)

Input Capacitors

+VGG_CPU
 I_{max} = 13 A
 OCP = 16.64A (128%)
 Load-line = 0ohm

Differential routing w/ VCC_SENSEP

Differential Routing

Place Cout close to BGA loading point

Output Capacitors

Fsw = 803.43kHz

RT8175A

GND


Loop Compensation




Quanta Computer Inc.

PROJECT : ZHR

VGG - RT8175A




+VNN : 0.78 -1.2v
Imax =3.5 A
OCP = 5.0 A (128%)
Load-line = 0ohm




To SOC VNN Package Sensing
(+VNN merge with +V1P05A)

V1P05A Output Sensing

V1P05A (Buck)
Fsw = 1.2MHz
Imax = 1.9A



V1P8A (Buck)
Fsw = 1.2MHz
Imax = 1.8A




MOIC_EN_1P05A PR223 *Short 4
MOIC_SUSPWRDNACK PR157 *Short 4
MOIC_S0IX_B PR155 *Short 4
MOIC_SLP_S3_B PR151 *Short 4

V1P05A_EN (31,43)
SUSPWRDNACK_SOC_EC (30,31)
SLP_S0IX# (12,34)
SLP_S3# (12,22,34,43)


Intel requirement
Imax: 1A
Rise time: 1ms

TDC: A
PEAK: 1A
Width: mil

**V3P3A_PRIME
Load Switch
Imax = 200mA**




**V1P15A
LDO
Imax = 700mA**




**V1P5S
LDO
Imax = 17mA**



**V1P24A
LDO
Imax = 550mA**




**V1P8A PRIME
Load Switch
- NOT USED -**



V1P8A Output Sensing


PC143
*0.1u/10V_4



Thermal Protection

- [illegible]

Discharger of S0 power rails



43

[illegible][illegible]

PCB layout for the VDC module.

Design Note:
 Design Note:
 Place Holders only.
 R-C values need to select

Component List:

- PC23 *VC@0.01u50V_4
- PC47 *VC@0.1u25V_4
- PC28 *VC@0.1u25V_4
- PC27 *VC@0.1u25V_4
- PC32 *VC@0.1u25V_4
- PC33 *VC@0.1u25V_4
- PC34 *VC@0.1u25V_4
- PC35 *VC@0.1u25V_4
- PC36 *VC@0.1u25V_4
- PC37 *VC@0.1u25V_4
- PC38 *VC@0.1u25V_4
- PC39 *VC@0.1u25V_4
- PC40 *VC@0.1u25V_4
- PC41 *VC@0.1u25V_4
- PC42 *VC@0.1u25V_4
- PC43 *VC@0.1u25V_4
- PC44 *VC@0.1u25V_4
- PC45 *VC@0.1u25V_4
- PC46 *VC@0.1u25V_4
- PC47 *VC@0.1u25V_4
- PC48 *VC@0.1u25V_4
- PC49 *VC@0.1u25V_4
- PC50 *VC@0.1u25V_4
- PC51 *VC@0.1u25V_4
- PC52 *VC@0.1u25V_4
- PC53 *VC@0.1u25V_4
- PC54 *VC@0.1u25V_4
- PC55 *VC@0.1u25V_4
- PC56 *VC@0.1u25V_4
- PC57 *VC@0.1u25V_4
- PC58 *VC@0.1u25V_4
- PC59 *VC@0.1u25V_4
- PC60 *VC@0.1u25V_4
- PC61 *VC@0.1u25V_4
- PC62 *VC@0.1u25V_4
- PC63 *VC@0.1u25V_4
- PC64 *VC@0.1u25V_4
- PC65 *VC@0.1u25V_4
- PC66 *VC@0.1u25V_4
- PC67 *VC@0.1u25V_4
- PC68 *VC@0.1u25V_4
- PC69 *VC@0.1u25V_4
- PC70 *VC@0.1u25V_4
- PC71 *VC@0.1u25V_4
- PC72 *VC@0.1u25V_4
- PC73 *VC@0.1u25V_4
- PC74 *VC@0.1u25V_4
- PC75 *VC@0.1u25V_4
- PC76 *VC@0.1u25V_4
- PC77 *VC@0.1u25V_4
- PC78 *VC@0.1u25V_4
- PC79 *VC@0.1u25V_4
- PC80 *VC@0.1u25V_4
- PC81 *VC@0.1u25V_4
- PC82 *VC@0.1u25V_4
- PC83 *VC@0.1u25V_4
- PC84 *VC@0.1u25V_4
- PC85 *VC@0.1u25V_4
- PC86 *VC@0.1u25V_4
- PC87 *VC@0.1u25V_4
- PC88 *VC@0.1u25V_4
- PC89 *VC@0.1u25V_4
- PC90 *VC@0.1u25V_4
- PC91 *VC@0.1u25V_4
- PC92 *VC@0.1u25V_4
- PC93 *VC@0.1u25V_4
- PC94 *VC@0.1u25V_4
- PC95 *VC@0.1u25V_4
- PC96 *VC@0.1u25V_4
- PC97 *VC@0.1u25V_4
- PC98 *VC@0.1u25V_4
- PC99 *VC@0.1u25V_4
- PC100 *VC@0.1u25V_4


0818 unstuffed related RC components of Kepler

0818 unstuffed related RC components of current sensor
0819 Deleted all current sensor INA219

Quanta

Confidential

0818 unstuffed related RC components of current sensor
0819 Deleted all current sensor INA219

Model	Version	CHANGE LIST	36		
ZHR/ZHRA	1A	12/24 A01 Removed voltage divider of MC_SCAREE and MC_00QWEE,renamed MC_SCAREE and MC_00QWEE (Page 6) A02 Removed voltage divider of MC_SCAREE and MC_00QWEE,renamed MC_SCAREE and MC_00QWEE (Page 7) A03 Deleted R806 (Page 9) A04 Changed damping resistors of SPI_SDR from 20ohm to 10 ohm (Page 9) A05 Deleted R10-CLAREE/CIA before video codec and M4M (Page 9) A06 New name of V012_320W changed to S00400_WF (Page 38) A07 Changed damping resistors of V05 sensing from 2.0ohm to 10m ohm(Page 12) A08 Deleted C1310,C1311(Page 12) A09 Added 1k resistor on PWR_3E_SATE_5N,discharger of 50 power supply made as placeholder (Page 19) A10 Connected SC_S000_V040_R07_N signal from A05 of IC to pin 28 of Servo,Stuff R056/R058 (Page20) A11 New name of V012_320W changed to S00400_WF (Page21) A12 Add power gating forV012 power,Change Pcie mapping of M4M (Page24) A13 Add power gating for L12E power(Page 25) A14 on layout D1 with different 10M ohm change to 5T,5A,5B,4D,5E,4F are unstuffed , 5T pin is 123202A450P00,Change the power option of 10M to +V03PA_P030E (Page 27) A15 Add power gating for Track and power(Page 28) A16 Connected EC_S000_V040_R07_N signal from A05 of IC to pin 28 of Servo,remove M001D12,unstuff R065, tie to pin of EC SDR,remove R04M_1D0 to S004D_1D0(Page28) A17 Change Pcie mapping of video codec (Page 29) A18 Add power gating for LCD screen (Page31) A19 Add voltage divider for S0P_135V/L12_S44 level shifter(Page34) A20 Removed EC_S00P and EC_000E connections(Page 30) A21 Delete offpage of +V03PA_001T(Page 42) A22 Change sensing point to +V03PA_R_5SC (Page 44) 12/25 A23 Add footprint of video codec (Page 32) 01/26 A24 stuff back swapped Drain and source wiring of Q0057/Q0076 (Page 9) A25 Changed 5D Vbat to push-push type (Classed from R071) (Page 18) A26 Added one more 10uF to meet 1.2uF closely,changed R040 to 9 ohm,Added one more 9 ohm for suffering 1.5A rating(Page 25) A27 unstuffed R040E0E (Page 25) A28 Added level shifters for REC present pin and REC INT,Add voltage path for I2C of REC SW, default is USB charger path (Page 27) A29 added pullup for L12E_S00P_001T, removed from L12_S00P_0 to L12_S00P_001T_2, removed to L12_S00P_001T_2, added Sense of isolation for L12_S00P_001T_2 (Page 30) A30 changed Q05 to level shifter,Added level shifter for REC I2C trans (Page 31) A31 Changed class address of current sensor in order to sync with R00D01 (Page 4,46) 01/27 A32 changed C load of PCK 32,700K from 15pF to 18pF (Page 12) A33 corrected the net name of P03200_00M(Page 10) A34 corrected the net name of P03200_P02 (Page 29) A35 changed R022A to 2.7k (Page 23) A36 Deleted external 5D pullup of AUG05_CODEC_IRQ (Page 26) A37 unstuffed R022A, unstuffed R022A, Based on layout,Changing then decide on this(Page 37) A38 corrected the net name of P03200_00M,unstuffed R047, changed the power button of R0 to Lock function,unstuffed R047S(Page29) A39 moved pullup of thermal I2C to Thermal IC,page,merged 00M05 of BATT and Thermal, besides Sensor I2C is changed from 00M02 to I2C1, re-named for merging 00M05 of BATT and Thermal(Page 38) A40 corrected the name name of REC power,deleted redundant R0053,Changed the damping resistor of S01D alert from 9 ohm to 49.5 (Page 31) A41 Deleted diode which prevent leakage from going to sensor,Changed pull up power of V010D_001T to +V03P2S,deleted R07 pin of Touch screen, using V0D reset with RC delay,removed option of S-Counter power supply(Page 33) A42 remove offpage of M02C own signals and V05SA_5N is input pin for M02C(Page 42) 01/28 A43 Deleted external pull ups of I2C due to Intel mentioned there have strongly internal pullups in S0C (Page 18) A44 changed 00M01 signal M0057 instead of net, changed S01D power circuitry to meet Intel's timing requirement for transition between 1.8V and 3.3V (Page 19) A45 Changed connection of EC_WF (Page 38) A46 Added "NOD" in value of R00M_00M01 for 6-sensor(Page 33) A47 changed level shifter of S00000 to M0057 type,unstuffed pull down of PCK_R00M01_L,Added level shifter for EC_WF (Page 34) A48 on for optional connection of Touch Pad I2C,EXT directly,go for optional connection of Audio I2C 10V level shifter (Page 35) A49 Added 3 power units for Kaptar (Page 43) 01/29 A50 Added the connection of L12_S00P_001T_1 (Page 26) A51 Changed R014 to 1.7k (Page 29) A52 correct net name for V012 power (Page 35) A53 reserve placeholder R021,R022 for additional S0M ID (Page 7) 01/30 A54 Added S000 instead of 10M for empty resistor (Page 25) A55 corrected net name of p020e (Page 26) A56 Deleted the optional of 00M charger (Page 37) A57 Deleted USB charger IC,unstuffed USB power switch (Page 28) A58 USB D1,K14,S01 to left EC_S00P_C114 to left IC (Page 30) A59 corrected P021,P021,P022 footprint(Page 42) 01/31 A60 Added 4 pins for M002 (Page 18) A61 corrected footprint of S00P power IC (Page 18) A62 For layout, changed +V03PA_5C to +V03PA (Page 21,31,34) A63 swapped C001A and C002 (Page 26) A64 Changed USB CMC to PCK_CMC (Page 28) A65 Lock with by 00 M001A, net 001A, remove connection (Page 28) A66 added dedicated 4W and 8 ohm (placeholder) on Ball C1,added 8 ohm (placeholder) on Ball C12/R12 (Page 32) A67 R057 is stuffed that based on 0.2 mm (Page 30) A68 removed V000_VTT_001T (Page 48) 01/32 A69 Added change R0M_1D0 from Ball A01 to A02,changed R0M_1D0 from Ball V0 to A04, R0M_1D0 from Ball B0 to A02,Removed R0M_1D0 due to V0M is S01D type(Page49,50) A70 added V0M_V0_001T_4 (Page51) A71 changed F010 from V03PA to 000 (Page 27) A72 Changed L12E footprint (Page 28) A73 Added V0M I2C disconnection due to V0M is S01D type (Page 30) A74 Added V0M S01D ACCT connection,Added V0M S01D switch connection,Added V0M S01D CLK connection(Page 31) A75 removed V0M level shifter due to V0M is S01D type (Page 30) A76 Added 5 GND pin on ORCAD library for P010, P021S(Page 36,43) A77 added placeholder cap for 50 power input (Page 37,47) A78 added 5 GND pin on ORCAD library for P021S(Page 48) 01/33 A79 added soft start for AC0A,unstuffed P021S for 3 cell battery ,due to embedded battery, removed the TEMP_M001T(Page26) A80 removed P020 and P020,unstuffed P021 and P021 (Page27) A81 removed offpage of M02C_R00M01 (Page 42) A82 Add bridge resistors for Kaptar (Page 43) A83 unstuffed R0722/R0723 due to wire quad mode,Changed M0057 with higher switching speed Q0075,Q0076 (Page 50) A84 unstuffed C100 (Page 18) A85 Added voltage inverter due to CL06 are normal class,added 8 ohm for S01D discharger circuitry,changed S00M01_PWR_5N_X Pullup value to 10M (Page 19) A86 Deleted R02 due to level shifter was deleted(Page 31) A87 added caps as placeholder for D1E (Page 28) A88 separated R0C_A00,changed R0C_A00 (Page 38) A89 Added empty 0.5uF from Ball G12 to H12 (Page32) 01/34 A90 Changed footprint of V012, NGF (Page24) A91 swapped pins of 40 SDR for layout (Page 28) A92 Swapped pin of R01 for layout (Page 30) A93 default on-stuff V0M components (Page 31,41,44) 01/35 A94 corrected net name of +V0C_B0CA (Page 19) A95 Swapped USB/F for layout (Page 27) A96 moved diode from signal to output of USB load switch,added screw hole (Page 28) A97 Merged R0C_A00 with S000 (Page 38) A98 changed R0101_P030E from 10M to 10M (Page 31,36) 01/36 A99 Changed PWB bottom connection (Page25,31) A00 Changed SMC_0000V_N connection (Page31) 01/38 A01 Added 00M02 table, default optional of R0M is for Samsung 40B (Page 18) A02 Added +V0C table ,default optional of R0M is for Samsung 320 (Page 18) A03 Deleted V1010 for layout (Page 28) 01/39 A04 added back connection(USB_IL1M_S01,USB_C11) for USB charger (Page 38) A05 P02A Changed resistor value tolerance as 1% (Page43) A06 changed the connector from 30 pin to 34 pin, and added back connection for USB charger (Page 27) A07 added back USB charger controller (Page28) 01/40 A08 Changed Q0N for P01A (Page 38) A09 Deleted jump of +V03PA_P030E for layout (Page42) A10 C001/C101 are changed to 0401 (Page 12) A11 swapped L12L of 00M (Page40) A12 Swapped pin of L1 for layout (Page 28) A13 Changed Q0N of USB charger IC (Page40) 01/41 A14 Added adding zero ohm x3 for +V03PA_R_5SC layout improvement (Page 13) A15 Changed p02A/15 off of card to M01A (Page19) A16 Changed netlist to net (Page 28) 01/42 A17 Changed Q0N of R06/R061/P0226/R018/R061/P0224 (Page22,26,38,39,41) A18 Moved C18 from C0M to C0M for layout, exchanged VTT decoupling caps between C0M and C0M for layout (Page17) A19 Moved C18 from C0M to C0M for layout, but keep being stuffed in single channel S01,exchanged VTT decoupling caps between C0M and C0M for layout (Page48) 01/43 A20 Deleted SPI Quad mode connection (Page 38) A21 JF01P/JF02P/JF02P/JF02P is changed to 8.001 ohm (Page28,37,39,41) A22 corrected R051 to be unstuffed (Page45)			
3A		001 Added S0M00_1D0/R0M00_1D0 and for D01T,changed R0M_1D0 from R0M to R01/R012 is stuffed, R051 is un-stuffed (Page 30) 002 Added S0M variable x on SPI_WF,NE to separate from EC pin for handling (Page 38) 003 Removed S00M1_V0_001T_4 from EC, added on-stuffed resistor and TF for debugging (Page 38) 004 Added EC_00M01_L switch circuitry for EC_H0D mode support (Page 26) 005 Changed P022S from 1M to 100K, factory pin1 configuration error (Page 36) 006 Added 4222uF on +V03P2S_001T (Page 43) 007 Moved STARTUP_LATCH_S01 from GP1046 to GP10201 (Page 30) 008 009 Added option of either power or GND connection for S0C Ball V01, added 5 caps (Page 12) 010 Added option of either power or GND connection for S0C Ball M01,M04, added 2 caps (Page 14) 011 Added option of either power or GND connection for S0C Ball T00,M04, added 2 caps (Page 14) 012 Changed back to non-USB charger S02 (Page 28) 013 Changed pullup on R0_R0M01_0M to 10M (Page 38) 014 changed pull down on R0_A00R00T_4337 to 1M (Page 28) 015 016 Added 4x10uF,4x22uF,1x10uF on S0M_V03PA (Page 12) 017 corrected source of power net of 3uF Ball M01,M04 (Page 14) 018 unstuffed Q13,R055,unstuffed R124,R126,M01 power is connected to +V03PA directly, not thru power gating (Page 24) 019 unstuffed Q13, unstuffed R124,R126,M01 power is connected to +V03PA directly, not thru power gating (Page 25) 020 Changed C110 Q0N (Page 28) 021 Changed Q0N of Track and connector (Page 28) 022 Changed power diodes to 6-sensor, added pullup (Page 38) 023 Added x 10 for EC GP1021,deleted R008 (Page 38) 024 Removed EC_00M_1D0_1D0_001T,added on-stuffed resistor and TF for debugging (Page 38) 025 separated 00M05 of BATT and Thermal IC, removed net name ,moved Thermal 00M05 from I2C1A,C140 to I2C1A,C140 (Page 38) 026 Changed GP1021 from EC_00M_1 to EC_00M_1D0,changed pullup on EC_00M01 to 10M,removed R017 and R01A (Page 38) 027 unstuffed R001,L1E power is connected to +V03PA directly, not thru power gating (Page 38) 028 changed 000D_VTT enabled pin from S0P_5C to S0P_5C (Page 34) 029 Added DE resistor on T000P00M01_P000,unstuffed R012, Q15, unstuffed R17,817touch screen power is connected to +V0A directly, not thru power gating (Page 32) 030 removed the net name of Thermal 00M05 and move the pull up to EC page (Page 12) 031 S0P_5C related components are changed (Page 34) 032 removed the net name of BatteryCharger (Page 28) 033 Change pullup on P01A_P030E from +V0A_1D0 to +V0A (Page 27) 034 Changed 201 from 1.001 to 1.002 (Page 27)to +V03PA (Page 27) 035 Changed pullup on P01A_P030E from +V0A_1D0 to +V0A (Page 27) 036 Changed SV selection from R77032A to R77032B (Page 27) 037 Deleted pullup on REC_H0M_5N,X0M_V0_001T_4 (Page 29,41) 038 Added 22uF cap on +V00D_M0_01 (Page 48) 039 Added net name V0M_R00M (Page 41) 040 Changed the pins of P001S from +V03PA to +V03PA_R_5SC,Changed P016 from 1uF to 0.5uF (Page 42) 041 Changed P01A_P030E from 1.5uF to 0.5uF, and P023 from 0.5uF to 0.5uF, and P011 from 00M_1K to 22K, and unstuffed P002/P028 (Page 43) 042 043 on-stuffed R240 (Page 41) 044 Changed footprint of M01A (Page 28) 045 Changed pullup on SPI_WF,NE from R0M to R0M (Page 38) 046 Changed pullup on SPI_WF,NE,Added R011/C017 on V0D of Video codec,connected V0D power from +V03PA_CODEC_V0D to +V03PA_CODEC (Page 32) 047 stuffed level shifters for touch screen I2C/I2T signals,Q1,05,Q12 are stuffed, R124,R126,R012 are unstuffed (Page 35)			
DOC NO.	PROJECT MODEL	Change	APPROVED BY:	DATE:	
	PART NUMBER:	DRAWING BY:	REVISION:		

DOC NO.	PROJECT MODEL	Chrome	APPROVED BY:		DATE:		 Quanta Computer Inc. PROJECT : ZMR
	PART NUMBER:		DRAWING BY:		REVISION:		