



Intel Bay Trail-M Platform Block Diagram


SKUA QC N2930
Up to 1.83 GHz SR1SG(FCBGA) P/N: AJ0QG9UUT01
SKUB DC N2830
Up to 2.17 GHz SR1SG(FCBGA) P/N: AJ0QG9VUT01




BOM value option:
CHB@ ==>DDR Single channel or dual channel
EDP@ ==>4 Lane eDP
TS@ ==>Touch screen
SX@ ==>S0IX
NSX@==> Non S0ix
VC@ ==>Video codec
LTE@ ==> LTE
GD@ ==>Google debug


www.schematic-x.blogspot.com







1029 unstuff R386, using SoC internal PU	
1115 stuff R386, it is required for eDP	



1031 remove R417, PRDY should
be direct connection between
SoC and XDP by intel request

.800_PCH_S5
 R117 *10K 4 SOC_JTAG2_TDO
 R108 10K 4 PCH_WAKE#
 R122 10K 4 TRACKPAD_INT#
 R111 10K 4 TOUCH_INT#

```
1025 add level shifter for
LTE SUSCLK
```

9/6 Add EC_RCIN_L for warm boot,
EC side is OD type

SOC REST BTN# R468 *0 4 S EC REST L (27)

9/6 Add EC_RCIN_L for warm boot,
EC side is 0D type

SOC REST_BTN# R468 *0.4 S EC REST_L (27)

30mils

SPI ROM needs power in S3/S5 for the TXE (Trusted execution engine).

[illegible]

SPI NOR FLASH

18) To debug header

PCH_SPI_WP_D connect to GPIO58 at GRB

PCH_SP1_WP_D connect to GP1038 at GRB

☐ SPI_WP_ME (25,27) **From Screw/EC**




Quanta Computer Inc.
PROJECT : NL6

Size	Document Number	Rev
	Valley 5/9 (SPI/GPIO/CLK)	1A


Date: Friday, April 25, 2014 Sheet 6 of 41

1031 for layout suggestion by intel, VSS_AXG_SENSE didn't connect to VSS_SENSE, will connect the GND via near VCC_AXG_SENSE
1031 for layout, add 0hm between GND and VSS_AXG_SENSE




Quanta Computer Inc.
PROJECT : NL6

Size	Document Number	Rev
	Valley 7/9 (Power 1)	1A
Date:	Friday, April 25, 2014	Sheet 8 of 41




INTEL Debug Port

11



<DDR>




Vendor	P/N	
Micron	AKD5JGSTL02	MT41K256M16HA-125:E
Elpida	AKD5JGST400	
	AKD5JGST404	

1024 change ODT PU to VTT
by Intel request

M_B ODT0 R313 CHB@36/F 4 +DDR_VTT_RUN




M1 solution




PWRON SEQUENCE


9/6 EC table says SERIRQ is OD pin, reserve for debugging
 1128 remove R166, because SERIQR of TPM needs 3V
 1128 reserve 0 ohm R387/R391 on VCCA and VCCB for debugging
 20140210 unstuff R387/R391



USB OC




PWRON SEQUENCE







0128 change power rail of Q35,Q36,Q37,Q44 from PP1800_PCH_S5 to PP1800_PCH for PP1800_PCH leakage issue in S3 mode




0206 remove/delete SPI_SIO Interface, Q35,Q36,Q37,Q44,R486,R484,R485,R483,R426,R429,R427,R428




LTE




WIFI






HW RESET




Touch Screen




Track Pad



eDP control pin





S5 Power Good(+3V_S5)




S0iX Power Good

for proto type only, can remove at MP stage if S0ix is not needed




AC Detect




SD/MMC CARD READER CONNECTOR (MMC)

1205 the damping of SDIO change to 0 ohm by Intel request
 1205 add PU for SDIO WP by Intel request
 1205 R551 changes to 1K to isolate SD socket and servo/SoC
 1205 SD3_WP is 1.8V power rail in SoC, change external Pulled up power well of SD3_WP to 1.8V power


This is full size SD card



1202 add C285 for U18 input inrush current




1211 add pulled up resistors on SDIO data/cmd lines
 1212 all pulled up resistors of SDIO data/cmd to be un-stuffed




Quanta Computer Inc.
 PROJECT : NL6

Size Document Number Rev 1A
 SDIO CardReader
 Date: Friday, April 25, 2014 Sheet 16 of 41


eDP Power(VGA)




eDP panel control(VGA)




Touch Screen(VGA)





eDP(VGA)




DMIC (ADO)



CCD power(CCD)



CCD USB(CCD)




GOOGLE Debug Port(MPC)

50 pin BTB is MUST, don't use 42 pin

Socket part number AXK750147G



PIN7 OD	PIN39 OD	PIN49 OD
PIN14 OD	PIN41 OD	PIN50 OD
PIN19 OD	PIN43 OD	
PIN22 OD	PIN44 OD	
PIN28 OD	PIN45 OD	
PIN30 OD	PIN46 OD	
PIN37 OD	PIN47 OD	
PIN38 OD	PIN48 OD	

18



1021 change footprint and PN

9/13 add pull up



9/6 using optional instead of level shifted, default is from SoC




Quanta Computer Inc.


PROJECT : NL6

Size	Document Number	Rev
	Google Debug	1A
Date:	Friday, April 25, 2014	Sheet 18 of 41

HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




19


HDMI DDC (HDM)




EMI




HDMI-detect (HDM)






Video Codec (M.2 LGA 1216-S3) (VGA)




1025 Delete complete SSD(connector and caps)

EMMC (CBS)




TPM (CLG)

22



LED(UIF) Battery LED



0319 Del Power LED





Quanta Computer Inc.

PROJECT : NL6


Size	Document Number	Rev
	TPM SLB9655 / LED	1A

Date: Friday, April 25, 2014 Sheet 22 of 41


Thermal Sensor(THM)

FUNCTION DB
LTE(MNC)


USB Switch Current Control




AUDIO CODEC (ADO)



SOC DET




HEADPHONE/Mic combo(ADO)

combo jack
Normal open

P/N: DFTJ06FR652
Normal Open
PIN1 --> L7
PIN2 --> R7
PIN3 --> GND/MIC?
PIN4 --> MIC/GND?
PIN5 --> JD?
PIN6 --> GND?
PIN7 --> Shielding?

20140115 change
headphone footprint
and PH, need check
pin out again


Audio Headset Switch



Codec PWR 5V(ADO)




Internal Speaker




Quanta Computer Inc.
PROJECT : NL6

Size	Document Number	Rev
	MAX98090/HP/SPK	1A
Date:	Friday, April 25, 2014	Sheet 24 of 41



USB3.0(USB)





USB Charger




HOLE(OTH)



20140127 Change KB CONN for ME require




5/15 modify, PU already at EC side



- Connect to EC reset pin
- Connect to GPIO on CPU with PU to GPIO power well
- ⁽²⁷⁾ Connect to EC pin C5 (must be low when EC IN RESET)

```
co-layout 4K4108 and 4K4137
SLG4K4108 (AL004108000)
SLG4K4137 (AL004137000)
4K4137 PIN3 is BATT_ENABLE
4K4137 PIN4 is AC_PRESENT
```



1212 change part number of EC ,which has a trial firmware inside

1211 add Test points on unused pins, need check layout to see if all points are ok

1213 Board ID of proto2 change to 001

Stage	EC_ID3	EC_ID2	EC_ID1
Proto1/1.5/2.0	0	0	0
Proto2.0	0	0	1

1212 add connection and name to KBD_IRQ#, beside add pulled high resistor at SoC side

1211 move EC_PwROK from PH2 to P31

1211 by X'tal vender suggestion, change C107/C109 from 15pF to 18pF

SM Bus 0	BATT and CHARGER
SM Bus 1	NA
SM Bus 2	THERMAL SENSOR

EC_SLP_SX_L
SUSP_VR_EN
VCORE_EN
PP1350_EN
PP5000_EN
PP3300_DSW_EN

R177 100K_4
R149 100K_4
R153 100K_4
R180 100K_4
R461 100K_4
R435 100K_4

EC ACIN
TOUCH_RST_L
EC_RST#
EC_LPDPDR
LID_OPEN_R

Add diode for leakage issue

(18.23) LID_OPEN_L

SM BUS/I2C PU(KBC)

BATT and CHARGER / LCD BL

1030 Thermal IC VDD has two option, one is PP3300_DSW(=PP3300_EC), another is PP3300_DX, default is stuffing to DSW rail

THERMAL SENSOR

PROCHOT_EC

EC HIB WAKE SOURCES

HWPG(KBC)

OD pin list


EC_REST_L
BAT_LED0
BAT_LED1
PCH_RSMRST_L
SMBUS
IRQ_SERIRQ
EC_BL_DISABLE_L

For testing only



1030 add Power BTN for Intel testing

Quanta Computer Inc.
PROJECT : NL6

Size Document Number KBC TI TM4E1G31H6ZRB1
Date: Friday, April 25, 2014 Sheet 27 of 41





PP5000_CHG







PROJECT :

Size	Document Number	Rev
	Load Switch	1A
Date:	Friday, April 25, 2014	Sheet 30 of 40







1129 because of power source of PU24, PU25 chagen to VIN, so that need change sensing power net




Address: 0x43
(1000111)




Address: 0x47
(1000111)




1129 PP1000_PCH changes from convert to power MOSFET type for power efficiency improvement




1129 PP1000_PCH_S5 change from LDO to switching power




1129 PP1350_PCH change from LDO to power MOSFET





(31) VSFR_EN
(27,32) SUSP_VR_EN
(27,32) PP1050_PCH_PG





(34) PP1800_PCH_PG
(32) PP1000_PCH_S5_PG






Quanta Computer Inc.


PROJECT :

Size	Document Number	Rev
	Thermal protect	1A
Date:	Friday, April 25, 2014	Sheet 36 of 41








SMBUS
Bay-trail M

I2C



KBC
TI
SMBUS





DOC NO.	PROJECT MODEL : Chrome	APPROVED BY:	DATE:	 Quanta Computer Inc. PROJECT : RL6 Change list
	PART NUMBER:	DRAWING BY:	REVISION:	

Model Version CHANGE LIST

NL6

PVT1

2/28

- 1. un-stuff R156 for SERIRQ skipped (Page14)
- 2. change power rail of Q35,Q36,Q37,Q44 from PP1800_PCH_S5 to PP1800_PCH for PP1800_PCH leakage issue in S3 mode (Page14)
- 3. unstuff R337 for S3 leakage issue(Page 11)
- 4. Delete LED2, R127 (Page 22,27)
- 5. Change LED1 type to right angle , same as 0C7 (Page22)
- 6. unstuff R454,Q33,Q144 for auto power on issue when insert battery first time(Page 26)
- 7. change PR130 to 124K ohm for efficiency improvement (Page 33)
- 8. change PL7/PL4 to 0.47uH and PR30/PR62 to 0ohm for efficiency improvement (Page 28)
- 9. unstuff NUT of Hole4,Hole5(Page 25)

PVT2

3/19

- 1. Disconnect SPI SIO I/F (Page6, 27)
- 2. Delete SPI_SIO Interface,Q35,Q36,Q37,Q44,R486,R484,R485,R483,R426,R429,R427,R428 (Page14)
- 3. reserve C377 on SD CLK for EMI (Page 5)
- 4. reserve R483 for CLKRUN# disable (Page 7)
- 5. change level shifter of PMC_SUSCLK1,LTE_DISABLE#,LTE_WAKE#,PMC_SUSCLK0,SOC_PMC_WAKE#,WIFI_DISABLE# to double inverter for S3 leakage issue (Page 15)
- 6. stuff C372 for EMI issue(Page 16)
- 7. add PD13 for S3 leakage(Page 28)
- 8. reserve C330 for EMI request (Page 25)
- 9. reserve placeholder R212,R218 for additional RAM ID (Page 7)
- 10. change bi-direction level shifter of LTE_DISABLE#,LTE_WAKE#,SOC_PMC_WAKE#,WIFI_DISABLE# to double inverter for S3 leakage issue, and PMC_SUSCLK0 and PMC_SUSCLK1 to buffer type (Page 15)
- 11. Reserve load switch(U1007,C391,R623) for touch screen power(Page 17)
- 12. reserve R91 0 ohm on SIM_DET line for difference design of various cards(Page 15)
- 13. Change below 0 ohm to short pad for cost saving:
9402: R180,R197,R204,R123,R131,R139,R455,R462,R103,R414,R383,R375,R381,R379,R183,R452,R457,R58,R165,R468,R448,R107,R424,R449,R343,R385,R54,R378,R380,R430,R456,R110,R114,R121,R395,R400,R407,R453,R464,R460,R319,R320,R332,R263,R333,R171,R174,R137,R10,R11,R13,R326,R341,R339,R20,R46,R411,R51,R60,R72,R57,R370,R67,R194,R244,R390,R213,R546,R227,R173,R169
0603: R116,R157,R193,R555,R14,R224,R355,R229,R232,R235,R241,R217,L7,R206
0805: R354,R384,R17,R39
- 14. Change LED1 to Green/Orange
- 15. Change C78 to 220uF
- 16. Add C393 2.2uF at Q33 pin2, change R414 to 1Mohm
- 17. Add D23 for Pp5000