

1. Schematic Page Description :

ZRU/Vichy Schematic Ver : 1.0

1

- | | |
|---------------------------------|----------------------------------|
| 01 -- Sch Page description | 21 -- eMMC |
| 02 -- Block Diagram | 22 -- TPM |
| 03 -- Valley 1/9 (DDRA) | 23 -- DB /Thermal sensor/LID |
| 04 -- Valley 2/9 (DDRb) | 24 -- Audio Codec/SPK/DMIC |
| 05 -- Valley 3/9 (Display) | 25 -- Audio Headset Switch/HP |
| 06 -- Valley 4/9 (SD/PCIE/SATA) | 26 -- USB3/Hole |
| 07 -- Valley 5/9 (SPI/GPIO/CLK) | 27 -- KB/TP/HW RST |
| 08 -- Valley 6/9 (USB/LPC/I2C) | 28 -- KBC |
| 09 -- Valley 7/9 (Power 1) | 29 -- Charger (BQ24717RGRR) |
| 10 -- Valley 8/9 (Power 2) | 30 -- SYSTEM 5V/3V (TPS51225BR) |
| 11 -- Valley 9/9 (GND) | 31 -- Load Switch |
| 12 -- BTM XDP & APS | 32 -- DDR 1.35V(TPS51216) |
| 13 -- DDR3L MEMORY DOWNx16 CHA | 33 -- +1.05V/+1V(NB671GQ-Z) |
| 14 -- DDR3L MEMORY DOWNx16 CHB | 34 -- +VCC_CORE(ISL95833) |
| 15 -- Level Shifter (SOC_EC) | 35 -- 1.8V/1.35V LDO-1 (G9661) |
| 16 -- Level Shifter (SOC_DEV) | 36 -- 1.8V/1V/3.3V LDO-2 (G9661) |
| 17 -- LCD/CCD/DMIC | 37 -- Thermal protect |
| 18 -- Google Debug | 38 -- Power Sequence |
| 19 -- HDMI | 39 -- SMBUS/I2C |
| 20 -- WIFI/BT(NGFF) | 40 -- BTM PWR TREE |
| | 41 -- Change List |

I2C table

Function	Channel	Read	Write
Touch pad	I2C0	0x67	
Audio codec	I2C1	0x21	0x20
Light sensor	I2C4		

SMBus table

Function	Channel	Address
Battery	SMB0	
Thermal	SMB2	0x4C


Function	Channel
PP3300_DSW	0x42
PP5000	0x41
PP1350	0x49
PP1050_PCH	0x43
PP1000_PCH	0x47

ZRU/Vichy

Intel Bay Trail-M Platform Block Diagram

2

SKU: DC N2830
AJSR1W4UT02 --CPU(1170P)N2830 2.16G SR1W4(FCBGA)STNBSQ





BQ24717RGRR Battery Charger	TPS51216 PP1350
TPS51225 PP3300_DSUP/PP5000	NB671GQ-Z PP1000_PCH
ISL95833HRTZ-T +VCC_CORE/+VCC_GFX	Thermal Protection Discharger



BOM value option:
SX@ => SOIX
NSX@=>none SOIX
HUB@=>USB HUB
3G@ => LTE
GD@ =>Google debug

www.schematic-x.blogspot.com

		Quanta Computer Inc.	
		PROJECT : ZRU	
Size	Document Number	Block Diagram	
Date: Tuesday, March 31, 2015	Sheet	2	of 41
			Rev 1A








BTM Strapping Table












Pin Name	Strap description	Sampled	Configuration	Note
GPIO_SO_SC_56	Top Swap (A16 Override)	PWROK	0 = Top address bit is unchanged 1 = Top address bit is inverted	
LPE_I2S2_FRM	BIOS Boot Selection	PWROK	0 = LPC 1 = SPI	
GPIO_SO_SC_65	Security Flash Descriptors	PWROK	0 = Override 1 = Normal operation	
DDIO_DDCDATA	DDIO Detect	PWROK	0 = DDIO not detected 1 = DDIO detected	
DDI1_DDCDATA	DDI1 Detect	PWROK	0 = DDIO not detected 1 = DDIO detected	
GPIO_SO_NC_13				

using SoC internal PU

using SoC internal PU

using SoC internal PU









1031 for layout suggestion by intel,
VSS_AXG_SENSE didn't connect to VSS_SENSE,
will connect the GND via near VCC_AXG_SENSE

1031 for layout, add 0hm between
GND and VSS_AXG_SENSE


[34] VSS_AXG_SENSE  R35  *SHORT 4 



C3204, C3205, C3217, C3218, C3231, C3238 footprint 要記得改回CC0603_S




Change netname
for Layout




INTEL Debug Port


12




XDP




XDP




INTEL Debug Port Power



APS



XDP Reset



**Quanta Computer Inc.**
PROJECT : ZRU

Size	Document Number	Rev
	CPU XDP / APS	1A
Date:	Tuesday, March 31, 2015	Sheet 12 of 41

BYTE2_16-23

BYTE1_8-15

BYTE0_0-7


BYTE3_24-31

BYTE4_32-39

BYTE6_48-55

BYTE5_40-47

BYTE7_56-63



Hynix AKD5JGETW04-H5TC46G3AFR-PBA


Vendor	P/N	
Hynix	AKD5JGETW04	DDR3L 1600Mhz 4Gb
Elpida	AKD5JGST400	DDR3L 1333Mhz 4Gb
	AKD5JGST404	DDR3L 1600Mhz 4Gb

Distributed around all DRAM devices (CHA and CHB)

Place these Caps near each X16 Memory Down

1205 add 0.1uF_{x2} on PP1350 for EMI request

Place these Caps near Memory Down CA & DQ pin




M1 solution

M1 solution

BYTE2_16-23


BYTE24_31



Hynix AKD5JGETW04-H5TC4G63AFR-PBA


BYTE0_0-7

BYTE1_8-15




BYTE6_48-55

BYTE4_32-39




BYTE5_40-47

BYTE7_56-63






Vendor	P/N	
Hynix	AKD5JGETW04	DDR3L 1600MHz 4Gb
Elpida	AKD5JGST400	DDR3L 1333MHz 4Gb
	AKD5JGST404	DDR3L 1333MHz 4Gb


Place these Caps near each X16 Memory Down




Place these Caps near Memory Down CA & DQ pin




PWRON SEQUENCE



USB OC



PWRON SEQUENCE



02/27 Cancel level shift for S3 leakage on PP1800_PCH issue.




Quanta Computer Inc.
PROJECT : ZRU


Size	Document Number	Rev
	Level Shifter (SOC_EC)	1A
Date:	Tuesday, March 31, 2015	Sheet 15 of 41

Touch Panel level shift(TPS)


WIFI




Track Pad




HW RESET



eDP control pin




S5 Power Good(+3V_S5)




S0iX Power Good


for proto type only, can remove at MP stage if S0ix is not needed




AC Detect




LCD CONN




CCD Power(CCD)




CCD USB(CCD)



eDP panel control(LDS)



eDP Power(LDS)




GOOGLE Debug Port(MPC)

50 pin BTB is MUST, don't use 42 pin
Socket part number AXK750147G

PIN7	OD	PIN39	OD	PIN49	OD
PIN14	OD	PIN41	OD	PIN50	OD
PIN19	OD	PIN43	OD		
PIN22	OD	PIN44	OD		
PIN28	OD	PIN45	OD		
PIN30	OD	PIN46	OD		
PIN37	OD	PIN47	OD		
PIN38	OD	PIN48	OD		


18




Servo/B I2C Power(MPC)




UART Power(MPC)




UART(MPC)




HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




HDMI DDC (HDM)



EMI



HDMI-detect (HDM)





WIFI/BT COMBO NGFF E KEY(MNC)



20

(Low Active)
(Low Active)


WLAN_OFF_L POWER DOWN LAN CHIP from EC?
WIFI_DISABLE_L disable Antenna from PCH?



02/05 Remove GPIO and reserve TP.





02/05 Per Customer's requirement, add TP on WIFI SDIO.



BT


WL/BT NGFF Power

150224: Change R181 to short pad




Quanta Computer Inc.
PROJECT : ZRU

EMMC (MMC)




22





TPM SLB9655 / LED

Sheet 22 of 41


Thermal Sensor(THM)



DB FFC conn 30P




Lid Switch (HSR)




Quanta Computer Inc.
PROJECT : ZRU

AUDIO CODEC (ADO)


SOC DET (ADO)




Codec PWR 5V (ADO)




Internal Speaker (ADO)



BOM Change to 0_4 due to material shortage



MAX98090AETL




Quanta Computer Inc.
PROJECT : ZRU

Size	Document Number	Rev
		1A
Date:	Tuesday, March 31, 2015	Sheet 24 of 41


USB3.0(USB)

1/2 add ESD protect



USB Switch


01/28 Change USB power chagreg to power switch.
Need update footprint.
02/11 Change USB power switch (U37) from G547F1P81U to G524C1T11U.



HOLE(OTH)


02/13 Update hole footprint.

ROM WP#



check location

CPU



Quanta Computer Inc.
PROJECT : ZRU



Size	Document Number	Rev
	USB3/Hole	1A

Date: Tuesday, March 31, 2015 Sheet 26 of 41


K/B (KBC)

20140819
KB change to 30pin.
20141002
KB change PN./Footprint.

150310: Change R293 to 33ohm




02/05 Change keyboard ESD pin define for routing.




Track PAD BOARD CONN (TPD)

150224: Change L4 to short pad




Track PAD Power (TPD)

0423 add Q44/Q65 on Track Pad INT# for leakage issue



HOLELESS RESET 2-CHIP(KBC)



B/I shutdown function

The first time Power On needs the AC adapter.


0318 unstuff R454 for auto power on issue when insert battery first time, follow OC2A

Connect to EC reset pin

Connect to GPIO on CPU with PU to GPIO power well

Connect to EC pin C5 (must be low when EC IN RESET)

5/15 modify PU already at EC side



02/27 Reset IC needs to change new version, wait for confirm.

co-layout 4K4108 and 4K4137
SLG4K4108 (AL004108000)
SLG4K4137 (AL004137000)
4K4137 PIN3 is BATT_ENABLE
4K4137 PIN4 is AC_PRESENT




Quanta Computer Inc.

PROJECT : ZRU


Size	Document Number	Rev
	KB/TP/HW Reset	1A
Date:	Tuesday, March 31, 2015	Sheet 27 of 41

EC(KBC)



Pull-up(KBC)


28




LID_OPEN(KBC)




ACIN_EC(KBC)




SM BUS/I2C PU(KBC)




PROCHOT_EC(KBC)




EC HIB WAKE SOURCES



Board_ID(KBC)



Pull-down(KBC)



HWPG(KBC)




Battery cell select



OD pin list

EC_REST_L
BAT_LED0
BAT_LED1
PCH_RSMRST_L
SMBUS
IRQ_SERIRQ
EC_BL_DISABLE_L


For testing only




Quanta Computer Inc.
PROJECT : ZRU

Size	Document Number	Rev
	KBC TI TM4E1G31H6ZRBI	1A
Date:	Tuesday, March 31, 2015	Sheet 28 of 41


dcjk-2dc3079-007511f-2p

[illegible]


**OCP:9A**

$L(\text{ripple current}) = (9.5) * 5 / ((3.3u * 0.3M * 9)) = 2.2446A$
 $I_{ocp} = 5.4 - (2.2446 / 2) = 4.2777A$
 $V_{th} = 4.2777A * 14m\Omega + 1mV = 60.878mV$
 $R(I_{lim}) = (60.878mV * 8) / 10uA = 48.7K$

4/28 Change
 TDC:5A



**OCP:10A**

$L(\text{ripple current}) = (9.3.3) * 3.3 / ((3.3u * 0.355M * 9)) = 1.7840A$
 $I_{ocp} = 10 - (1.784 / 2) = 9.10798A$
 $V_{th} = 9.10798A * 14m\Omega + 1mV = 128.5117mV$
 $R(I_{lim}) = (128.5117mV * 8) / 10uA = 102.61K$





[36] PP1800_PCH_S5_PG
[28] PP3300_DX_EN





2/24 change to
short pad






Quanta Computer Inc.
PROJECT :

Size	Document Number	Rev
	Load Switch	1A
Date: Tuesday, March 31, 2015	Sheet 31 of 41	












[35] PP1800_PCH_PG
[33] PP1000_PCH_S5_PG



Thermal protect

37

12/23 add thermal protect
01/28 Customer confirm

Thermal protection

[23,28,30] PP5000_EN

PP5000_EN

2/24 change to short pad

PR31
*Short_4

PQ8
DTC144EU

2/24 change to short pad

PR33
*Short_6

Need fine tune
for thermal protect point

Note placement position

PP5000_DSW

PP5000_DSW

PR149
2K/F_4

PR142
200K/F_4

PR145
10K/F_4_3435NTC

LM393 PIN2

PP5000_DSW

PP3300_RTC

PR137
*NC_4

PR147
*NC_4

PR139
200K/F_4

PR152
*NC_4

PR141
*NC_4

PR138
*Short_4

PR135
*Short_4

PR34

PR30
*Short_4

PR35
*Short_4

PR10
*2N7002K

2/24 change to short pad

2/24 change to short pad

2/24 change to short pad

VIN

PD1
DA2J10100L

PR26
1M_6

PQ9
AO3409

2/24 change to short pad

PR36
200K_6

PC17
0.1U/50V_6

EC_RST#_R

PC110
0.1U/50V_6

PU13A
AS393MTR-E1

PU13B
AS393MTR-E1

PR32
*NC_6

PC16
*CP_6

PR41
*NC_1206

PR39
*NC_1206

PQ13
*NC

PP3300_DSW_EN [28,30]

PQ12
2N7002K

PQ11
*2N7002K

02/05: Reserve EC_RST#_R
to shutdown PP3300_DSW.
02/06: Remove R612.

For EC control thermal protection (output 3.3V)

2/24 change to short pad

2/24 change to short pad

2/24 change to short pad

2/24 change to short pad




Quanta Computer Inc.

PROJECT : ZRU


Size	Document Number	Thermal protect	Rev 1A
Date:	Tuesday, March 31, 2015	Sheet 37 of 41	

SMBUS
Bay-trail M


I2C




KBC
TI
SMBUS




I




II








III



IV



V



Model		Version	CHANGE LIST		41	
		1A				
	3A	150224: Add USB2PWR on CN12.5 and add GND on CN12.4--page23 150224: Stuff R147,R419,R424,R414 for EMI--page19 150224: Change R97,R90 to short pad--page17 150224: Change R181 to short pad--page20 150224: Change R141,R155 to short pad--page21 150224: Change C283 to 1000pF and Add C357 for EMI--page19 150224: Change L4 to short pad--page27 150224: Remove L14 and change R496,R488 to short pad--page23 150224: Remove L6 and change R430,R431 to short pad--page17 150224: Remove L9,L7 and change R466,R464,R463,R459 to short pad--page26 150225: Change PR1,PR3,PR19,PR20,PR24,PR29,PR30,PR31,PR35,PR49,PR51,PR54,PR59,PR61,PR62,PR65,PR81,PR83,PR85,PR86,PR109,PR115,PR116,PR118,PR122,PR128,PR130,PR146,PR160,PR186,PR189,PR193,PR199,PR200,PR201,PR212,PR155,PR181 to short pad 150225: Change PR8,PR18,PR27,PR33,PR48,PR55,PR73,PR76,PR79,PR80,PR85,PR110,PR111,PR124,PR126,PR153,PR156,PR171,PR188,PR196,PR198,PR213,PR224 to short pad 150225: Change PR92 to short pad 150225: Change JP1,JP2,JP3,JP4,JP5,JP6,JP7,JP8,JP9,JP10,JP11,JP12 to short pad 150225: Use Stuff PC1,PC3,PC14,PC17,PC20 150225: Use Stuff PC5,PC7,PC12,PC14,PC139,PC141,PC153,PC160,PC195,PC197 150225: Remove R496,R488--page23 150226: Change PC112,PC126 to CH61001ME96--page34 150226: Update HOLE9,HOLE10,HOLE7 footprint--page26				
	3A	150310: Change R119 to 10ohm by ESD --page17 150310: Change R293 to 33ohm by ESD --page27 150310: ChangeC17,C43,C87,C93,C96,C97,C98,C99,C101 to 47uF--page10 150324: Add Hole12 by ME add ESD pad--page26 150324:Change D18,D19,D20,D21,D22,D23 to P/N BCPJSD05Z06 by ESD issue. --page26				

DOC NO.	PROJECT MODEL :	Change	APPROVED BY:	DATE:		 Quanta Computer Inc. PROJECT : Z86 Change list 3
	PART NUMBER:		DRAWING BY:	REVISION:		