

TABLE OF CONTENT


SHEET NO.	SHEET NAME	PAGE	TITLE
1	TABLE OF CONTENTS	28	AUDIO: SPEAKER AMPS
2	SYSTEM BLOCK DIAGRAM	29	AUDIO: HEADPHONE AMP
3	TYPE-C BLOCK DIAGRAM	30	BASE: KB, DB, TP, SENSOR
4	POWER TREE	31	
5	POWER SEQUENCING	32	LID: DISPLAY, CAM, TOUCH, PEN
6	I2C MAP	33	WIFI
7	CML: MEMORY	34	
8	CML: DISPLAY	35	EC
9	CML: USB/PCIE	36	USB A/SD CARD
10	CML: AUDIO/SD/EMMC/CNVI	37	USB C0
11	CML: ESPI/SPI/UART/I2C	38	POWER: BATTERY CHARGER
12	CML: POWER SEQ	39	POWER: 5V, 3.3V, 1.8V
13	CML: CORE POWER	40	POWER: VCCPRIM CORE, 1.05, VCCIO
14	CML: PCH POWER	41	POWER: VDDQ, PG CHIP
15	CML: GND	42	POWER: IMVP8
16	CML: DEBUG/RSVD	43	POWER: IMVP8 DRMOS
17	CML: POWER RAIL DECOUPLING	44	POWER: LOAD SWITCH
18	MEMORY CH A-1 DDR4	45	INAS
19	MEMORY CH A-2 DDR4	46	SUB BOARD CONNECTOR
20	MEMORY CH B-1 DDR4	47	eMMC
21	MEMORY CH B-2 DDR4	48	
22	MEMORY DECOUPLING/TERM	49	
23	SPI ROM	50	
24	H1	51	CHANGELIST
25	XDP DEBUG HEADER	52	CHANGELIST
26	SERVO DEBUG	53	
27	SSD M.2	54	





Quanta Computer Inc.
PROJECT : ZAR


Size Document Number
TABLE OF CONTENT
Date: Thursday, January 02, 2020 Sheet 1 of 51

Block Diagram









Power Rail
Signal from PCH
Signal from Platform

Hatch Power Sequencing

Updated: 11/29/2018



Quanta Computer Inc.

PROJECT : ZAR

Size Document Number

POWER SEQUENCING

Rev 1C



Date: Thursday, January 02, 2020

Sheet 5 of 49

Hatch I2C Map

Updated: 11/07/2018

LEGEND



Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	I2C MAP	1C
Date:	Thursday, January 02, 2020	Sheet 6 of 49

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM


[9,10,11,12,14,25,44,45] PP3300_SOC_A
[13,17,40,45] PP950_VCCIO




Quanta Computer Inc.


PROJECT : ZAR

Size	Document Number	Rev
	CML DISPLAY	1C
Date:	Thursday, January 02, 2020	Sheet 8 of 49






NOTE: CHECK THAT VR_ALERT IS OD FROM IMVP8





Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	CML POWER SEQ	1C

Date: Thursday, January 02, 2020 Sheet 12 of 49



[illegible]

RELEASED BY WWW.LAPTOP-SCHEMATICS.COM

U1P

PP1050_A BP20 VCCPRIM_1P051 1.625A VCCPRIM_3P33 CB16 PP3300_SOC_A

PP1800_A CC15 VCCPRIM_1P81 0.134A VCCPRIM_1P0512 VCCAPLL_1P053 BR23 PP3300_RTC

PP3300_SOC_A CB22 VCCPRIM_3P35 0.199A VCCPRIM_1P0513 VCCAPLL_1P053 BY20 PP1050_A

PPVAR_VPRIM_CORE_A BU15 VCCPRIM_CORE1 4.26A VCCPRIM_1P0514 VCCAPLL_1P053 BP24 VCCRTCEXT_BYP

PP1050_A BU12 VCCPRIM_CORE2 0.002A VCCPRIM_1P0515 VCCAPLL_1P053 BR20 PP1050_A

PP1050_A BU11 VCCPRIM_CORE3 0.009A VCCPRIM_1P0516 VCCAPLL_1P053 BT12 PP1050_A

PP1050_A BU10 VCCPRIM_CORE4 0.042A VCCPRIM_1P0517 VCCAPLL_1P053 BP14 PP1050_A

PP1050_A BU9 VCCPRIM_CORE5 0.002A VCCPRIM_1P0518 VCCAPLL_1P053 BR14 PP1050_A

PP1050_A BU8 VCCPRIM_CORE6 0.61A VCCPRIM_1P0519 VCCAPLL_1P053 BU12 PP1050_A

PP1050_A BU7 VCCPRIM_CORE7 0.027A VCCPRIM_1P0520 VCCAPLL_1P053 CP5 PP1050_XTAL_A

PP1050_A BU6 VCCPRIM_CORE8 0.024A VCCPRIM_1P0521 VCCAPLL_1P053 BY24 VCCLOSDRAM_1P24_FLOAT

PP1050_A BU5 VCCPRIM_CORE9 0.102A VCCPRIM_1P0522 VCCAPLL_1P053 CA24 VCCDPHY_1P244

PP1050_A BU4 VCCPRIM_CORE10 0.102A VCCPRIM_1P0523 VCCAPLL_1P053 BY23 VCCDPHY_1P244

PP1050_A BU3 VCCPRIM_CORE11 0.102A VCCPRIM_1P0524 VCCAPLL_1P053 CA23 VCCDPHY_1P244

PP1050_A BU2 VCCPRIM_CORE12 0.102A VCCPRIM_1P0525 VCCAPLL_1P053 CP25 VCCDPHY_1P244

PP1050_A BU1 VCCPRIM_CORE13 0.102A VCCPRIM_1P0526 VCCAPLL_1P053 BT23 PP3300_SOC_A

PP1050_A BU0 VCCPRIM_CORE14 0.102A VCCPRIM_1P0527 VCCAPLL_1P053 BR12 PP1050_A

PP1050_A BU0 VCCPRIM_CORE15 0.102A VCCPRIM_1P0528 VCCAPLL_1P053 CC18 PP1800_A

PP1050_A BU0 VCCPRIM_CORE16 0.102A VCCPRIM_1P0529 VCCAPLL_1P053 CD18 PP1800_A

PP1050_A BU0 VCCPRIM_CORE17 0.102A VCCPRIM_1P0530 VCCAPLL_1P053 CD19 PP1800_A

PP1050_A BU0 VCCPRIM_CORE18 0.102A VCCPRIM_1P0531 VCCAPLL_1P053 CD18 PP1800_A

PP1050_A BU0 VCCPRIM_CORE19 0.102A VCCPRIM_1P0532 VCCAPLL_1P053 CP23 PP1800_A

PP1050_A BU0 VCCPRIM_CORE20 0.102A VCCPRIM_1P0533 VCCAPLL_1P053 BW23 PP3300_SOC_A

PP1050_A BU0 VCCPRIM_CORE21 0.102A VCCPRIM_1P0534 VCCAPLL_1P053 BP23 PP3300_SOC_A

PP1050_A BU0 VCCPRIM_CORE22 0.102A VCCPRIM_1P0535 VCCAPLL_1P053 CB36 CORE_VID0 [40]

PP1050_A BU0 VCCPRIM_CORE23 0.102A VCCPRIM_1P0536 VCCAPLL_1P053 CB35 CORE_VID1 [40]

PP1050_A BU0 VCCPRIM_CORE24 0.102A VCCPRIM_1P0537 VCCAPLL_1P053 TP42

PP1050_A BU0 VCCPRIM_CORE25 0.102A VCCPRIM_1P0538 VCCAPLL_1P053 TP43

PP1050_A BU0 VCCPRIM_CORE26 0.102A VCCPRIM_1P0539 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE27 0.102A VCCPRIM_1P0540 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE28 0.102A VCCPRIM_1P0541 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE29 0.102A VCCPRIM_1P0542 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE30 0.102A VCCPRIM_1P0543 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE31 0.102A VCCPRIM_1P0544 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE32 0.102A VCCPRIM_1P0545 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE33 0.102A VCCPRIM_1P0546 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE34 0.102A VCCPRIM_1P0547 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE35 0.102A VCCPRIM_1P0548 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE36 0.102A VCCPRIM_1P0549 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE37 0.102A VCCPRIM_1P0550 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE38 0.102A VCCPRIM_1P0551 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE39 0.102A VCCPRIM_1P0552 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE40 0.102A VCCPRIM_1P0553 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE41 0.102A VCCPRIM_1P0554 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE42 0.102A VCCPRIM_1P0555 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE43 0.102A VCCPRIM_1P0556 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE44 0.102A VCCPRIM_1P0557 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE45 0.102A VCCPRIM_1P0558 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE46 0.102A VCCPRIM_1P0559 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE47 0.102A VCCPRIM_1P0560 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE48 0.102A VCCPRIM_1P0561 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE49 0.102A VCCPRIM_1P0562 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE50 0.102A VCCPRIM_1P0563 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE51 0.102A VCCPRIM_1P0564 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE52 0.102A VCCPRIM_1P0565 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE53 0.102A VCCPRIM_1P0566 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE54 0.102A VCCPRIM_1P0567 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE55 0.102A VCCPRIM_1P0568 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE56 0.102A VCCPRIM_1P0569 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE57 0.102A VCCPRIM_1P0570 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE58 0.102A VCCPRIM_1P0571 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE59 0.102A VCCPRIM_1P0572 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE60 0.102A VCCPRIM_1P0573 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE61 0.102A VCCPRIM_1P0574 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE62 0.102A VCCPRIM_1P0575 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE63 0.102A VCCPRIM_1P0576 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE64 0.102A VCCPRIM_1P0577 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE65 0.102A VCCPRIM_1P0578 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE66 0.102A VCCPRIM_1P0579 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE67 0.102A VCCPRIM_1P0580 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE68 0.102A VCCPRIM_1P0581 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE69 0.102A VCCPRIM_1P0582 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE70 0.102A VCCPRIM_1P0583 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE71 0.102A VCCPRIM_1P0584 VCCAPLL_1P053




PP1050_A BU0 VCCPRIM_CORE72 0.102A VCCPRIM_1P0585 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE73 0.102A VCCPRIM_1P0586 VCCAPLL_1P053

PP1050_A BU0 VCCPRIM_CORE74 0.102A VCCPRIM_1P0587 VCCAPLL_1P053


PP1050_A BU0 VCCPRIM_CORE75 0.102A VCCPRIM_1P0588 VCCAPLL_1P053


PP1050_A BU0 VCCPRIM_CORE76 0.102A VCCPRIM_1P0589 VCCAPLL





Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	CML GND	1C
Date:	Thursday, January 02, 2020	Sheet 15 of 49








[7,13,17,19,20,21,22,41,44] PP1200_DRAM_U
[19,20,21,22,41,45] PP2500_DRAM_U



Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	MEMORY CH A-1 DDR4	1C
Date:	Thursday, January 02, 2020	Sheet 18 of 49



Quanta Computer Inc.
PROJECT : ZAR



Size	Document Number	Rev
	MEMORY CH A-2 DDR4	1C
Date:	Thursday, January 02, 2020	Sheet 19 of 49



[7,13,17,18,19,21,22,41,44] PP1200_DRAM_U
[18,19,21,22,41,45] PP2500_DRAM_U

Quanta Computer Inc.
PROJECT : ZAR


Size	Document Number	Rev
	MEMORY CH B-1 DDR4	1C
Date:	Thursday, January 02, 2020	Sheet 20 of 49




[7,13,17,18,19,20,22,41,44]	PP1200_DRAM_U	
[18,19,20,22,41,45]	PP2500_DRAM_U	

 Quanta Computer Inc. PROJECT : ZAR		Rev
Size	Document Number	1C
MEMORY CH B-2 DDR4		
Date:	Thursday, January 02, 2020	Sheet 21 of 49

MEMORY: CHANNEL A



MEMORY: CHANNEL B





Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	MEMORY DECOUPLING/TERM	1C


Date: Thursday, January 02, 2020 Sheet 22 of 49







Quanta Computer Inc.
PROJECT : ZAR

Size: Document Number: **H1** Rev: 1C
Date: Thursday, January 02, 2020 Sheet: 24 of 49






SERVO HEADER



LEAKAGE PROTECTION FROM SERVO




- [7,11,23,24,25,29,32,33,35,38,39,40,41,42,43,44,45] PP3300_A
- [23,35,44,45,46] PP3300_EC
- [27,29,35,39,44,45,46] PP3300_G
- [23,24,30,38,44,45] PP3300_H1_G
- [45] PP3300_INA
- [45] PP3300_INA_SERVO
- [23] PP3300_SERVO_PCH_SPI
- [30,32,38,39,40,41,42,43] PPVAR_SYS

Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	SERVO DEBUG	1C
Date:	Thursday, January 02, 2020	Sheet 26 of 49



0515 ZAR connector




Quanta Computer Inc.

PROJECT : ZAR


Size	Document Number SSD M.2	Rev 1C
Date:	Thursday, January 02, 2020	Sheet 27 of 49

MAX98357A

LEFT CHANNEL AMP



RIGHT CHANNEL AMP




06/12 change to DFHD04MR445
follow connector list

ZAR connector
0426 change P/N


pin define follow ZAT

[24,36,37,39,40,41,44,45,46] PP5000_A

 Quanta Computer Inc.		PROJECT : ZAR	
Size	Document Number	AUDIO SPEAER AMPS	
Date:	Thursday, January 02, 2020	Sheet	28 of 49
		Rev	1C




5/27 reverse



KEYBOARD CONNECTOR

1030 follow connector list, change to DFFC30FR199
0603 follow connector list, change to DFFC30FR165
0515 ZAR connector
0509 pin define follow ZSA
0426 change P/N

TRACKPAD CONNECTOR 0515 ZAR connector



5/27 reverse
6/03 follow connector list
change to DFFC06FR227
6/17 follow connector list
change to DFFC06FR050

4.4 Pin Assignment

Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	NC		Not connected
2	/INT	O	Slave interrupt, low active
3	GND	GND	Ground
4	I ² C_CLK	I/O	I ² C clock: I _{low} or I _{high} 8 mA max.
5	I ² C_DATA	I/O	I ² C data: I _{low} or I _{high} 8 mA max.
6	VDD_3.3V	Power	3.3V +/-5%. Power ripple: 100 mVpp max. Power sequence: See section 4.6.

pin define follow 0509 AVL ADLB577C009

	15"
1	KS012
2	KS08
3	KS09
4	KS011
5	KS010
6	NC
7	NC
8	KS05
9	KS06
10	NC
11	KS03
12	KS02
13	KS10
14	KS01
15	KS04
16	KS13
17	KS12
18	KS00
19	KS15
20	KS14
21	KS07
22	KS16
23	KS17
24	KS11
25	POWER DET
26	NC
27	GND
28	NC
29	NC
30	NC

Mem-PIN	Define
1	KS012
2	KS08
3	KS09
4	KS011
5	KS010
6	N.C
7	N.C
8	KS05
9	KS06
10	N.C
11	KS03
12	KS02
13	KS10
14	KS01
15	KS04
16	KS13
17	KS12
18	KS00
19	KS15
20	KS14
21	KS07
22	KS16
23	KS17
24	KS11
25	N.C
26	N.C
27	N.C
28	N.C
29	N.C
30	N.C

12" AD1G_C80B

13" AL1G_C18BWL



Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	KB/TP/FAN	1C

Date: Thursday, January 02, 2020 Sheet 30 of 49

WWW.LAPTOP-SCHEMATICS.COM


WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

		Quanta Computer Inc.	
		PROJECT : ZAR	
Size	Document Number	Rev	
	FINGER PRINT SENSOR(none)	1C	
Date: Thursday, January 02, 2020		Sheet	31 of 49



WWW.LAPTOP-SCHEMATICS.COM


WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM


WWW.LAPTOP-SCHEMATICS.COM

		Quanta Computer Inc.	
		PROJECT : ZAR	
Size	Document Number		Rev
	LTE(none)		1C
Date:	Thursday, January 02, 2020	Sheet	34 of 49




TYPE-A: PORT 0

0527
follow connector list



MICRO SD CARD
* IF NOT ON MLB, USB TO SD INTERFACE MUST BE USED

0527 follow connector list




Quanta Computer Inc.
PROJECT : ZAR

Size	Document Number	Rev
	USB A/SD CARD	1C
Date:	Thursday, January 02, 2020	Sheet 36 of 49






IMAX = 0.2A
ISAT = 0.2A
FSW = 500KHZ



IMAX=9.6A
ISAT=10.9A
FSW=600KHZ



IMAX=7.0A
ISAT=8.3A [45]
FSW=600KHZ

**Quanta Computer Inc.**

PROJECT :

POWER: 5V, 3.3V, 1.8V

Date: Thursday, January 02, 2020

Sheet 39 of 49

--	--

SETTINGS 40

PPVAR_VPRIM_CORE_A

IMAX=4.3A
ISAT=5.0A
FSW=750KHZ

	VOUT	LP_L	C0	C1
PPVAR_VPRIM_CORE_A	0.75	0	x	x
	0.9	1	0	0
	0.95	1	0	1
	1.00	1	1	1
	1.05	1	1	1
PP1050_A	1.05	1	1	1
PP950_VCCIO	0.95	1	0	1

*LP_L, C0, C1 PULLED HIGH INTERNALLY

RAIL	MODE PIN PD RES
PPVAR_VPRIM_CORE_A	FLOAT OR >230K
VCCOPC/V1.0A/EOP10	100K
VCCIO	0

OPERATING MODE	EN PIN VOLTAGE [V]
ULTRASONIC (USM)	1.3 - 1.7
NORMAL	> 2.3

*EN PIN HAS 800K INTERNAL PU

PP1050_A

IMAX=5.2A
ISAT=6.3A
FSW=750KHZ

PP950_VCCIO

IMAX=4.1A
ISAT=4.8A
FSW=750KHZ

**Quanta Computer Inc.**

PROJECT :

Size Document Number


VCCPRIM_CORE, 1.05, VCCIO

Flav 1C


Date: Thursday, January 02, 2020

Sheet 40 of 49


DDR4 RAILS



POWER GOOD GENERATION



PHASE CONFIGURATION: MFR_PHASE_CFG[4:0]=01110







Quanta Computer Inc.


PROJECT :

POWER: IMVP8


Size	Document Number	Rev
		1C
Date:	Thursday, January 02, 2020	Sheet 42 of 49

43






PP1200



PP3300_SD_DX




PP3300_A




PP1050




[24,26] DEBUG_I2C_INA_SCL
[24,26] DEBUG_I2C_INA_SDA




I2C ADDR: 0X40



I2C ADDR: 0X42




I2C ADDR: 0X41




I2C ADDR: 0X43

INA POWER



Thermal protection




- (1) Need fine tune for thermal protect point
- (2) Note placement position TEMP=85C



Quanta Computer Inc.



PROJECT :

Size	Document Number	Rev
	INAS / Thermal	1C
Date:	Thursday, January 02, 2020	Sheet 45 of 51



5/27 reverse

5/27 reverse



ZAR connector
0426 change P/N





ZAR connector
0426 P/N check OK

- [27,29,35,39,44,45] PP3300_G
- [35,37,44] PP3300_TCPC_G
- [24,28,36,37,39,40,41,44,45] PP5000_A
- [37,38] PPVAR_VBUS_IN


For unuse Board ID



[CLIP]



Check






Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	eMMC	1C
Date:	Thursday, January 02, 2020	Sheet 47 of 49

Model	Version	CHANGE LIST	
		1A	1B
		1. First release	1. page 22: Delete C599,C600 on DDR CLK lines, these are being removed from CML PDG 2. page 35: Move PD resistors on HDMI_CONN_HPDI_R533 to MLB EC page 3. page 33: Add 10k PU R706,R707 to PP3300_WLAN_A on M2_SHUTDOWN_1 and also BT_DISABLE_1 4. page 11: Change PU on R499 to 1.8V 5. page 10: Move MEM_CH_SEL to GPP_F2 6. page 9: Move WiFi M.2 USB from SoC port 5 to port 10 7. page 41: U25, Use Silago part with new firmware with adjusted tolerances (BOM change) 8. page 35: USB_C0_TCPC_RST_ODL to USB_C0_TCPC_RST and remove R687 9. page 35: Remove TCPC_USB_C1_HPDI from EC 10. page 35: Move EC_VOLDIN_BTN_ODL to GPIO93 on EC 11. page 35: swap FAN_SPEED_TACH_2 on GPIO44 with EN_PP5000_A on GPIO73 12. page 30,35: Moved DNS1, DNS2, R629, R630, R631, R632, D21 (power LED) from EC page to Base page 13. page 44: VIN of U63 change to PP3300_G. Add a 10K/0.1uF RC delay (R708, C722) to the enable of U63 and have it enabled by PP3300_EC 14. page 39: Changed PU on R415 to PP5000_A 15. page 10: Add a 100K PU R709 on GPP_F23 to 1.8V 16. page 24: Q44,Q43 bodydiode pointed to the wrong way should be towards USB_C0_SBU1_U and USB_C0_SBU2_U 17. page 39: U21+Others, Replace PU2 (SYV886) with NB690 to allow for higher current output. 18. page 40: U22, Add 2 22uF output caps (6 output caps total) 19. page 40: U23, Add 2 22uF output caps (5 output caps total) 20. page 40: U24, Add 3 22uF output caps (5 output caps total) 21. page 41: U46, Add 3 22uF output caps (6 output caps total) and Add another 22uF input cap (4 input caps total). Change inductor to 0.68uH instead of 1uH. Need Isat > 8.5A and Idc>7A 22. page 45: Q33 set to STUFF 23. page 42: Change R468 to 1K ohms. Add a 0 ohm resistor between the PE signal (Pin 36) and GPIOA7 of the EC. Name the net EC_IMVPS_PE on the EC side and IMVPS_PE on the MPS side 24. page 11: Remove R60, R63 25. page 32: Remove Q19, Q20, R291, R292. Remove PCH_I2C_PEN_SDA/SCL_Q nets from J25 connector 26. page 37: DNS resistors R637, R636 27. page 11,32: PCH_I2C_TOUCHSCREEN_SDA/SCL change to PCH_I2C_USI_SDA/SCL. Change on both sides of FETs. 28. page 11,32: TOUCHSCREEN_RST_1, rename as USI_RST_1, Change on both sides of FET 29. page 11,32: TOUCHSCREEN_INT_1, rename as USI_INT_H. Remove PU and add 1M pull-down 30. page 11,32: TOUCHSCREEN_DIS_1, rename as USI_REPORT_EN 31. page 39: Ignore line items 36-40. Replace U20 with SY8270C. There should be 4x22uF input caps and 2x22uF output caps. Inductor should be 1.5uH with Idc > 9.6A and Isat > 10.9A. Add a voltage divider to the EN signal. Divider is just a place holder for now. When SY8370C is used R1 = 100K, R2 = 56K (refer to google schematic) 32. page 39: Replace U21 with SYV23B8. There should be 4x22uF input caps and 3x22uF output caps. The inductor should be 1.5uH with Idc > 7A and Isat > 8.3A 33. page 44: Replace U63 with R70620 34. page 44: Add 270pF C747 cap to GND 35. page 17: Reduce to C94 22uF instead of 47uF 36. page 27: Add control circuit for PLT_RST_1 with EC_PCH_RSMRST_1 control. Follow Google's schematic 37. page 2(on USB DB): Add schottky diode D79 clamps the AUX line to the 3.3V rail to limit overshoot problems: DP_MST_AUX_C_N to PP3300_TCPC 38. page 35: Reduce C335 from 10uF to 4.7UF 39. page 37: Add schottky diode D80 clamps the AUX line to the 3.3V rail to limit overshoot problems:DDI1_AUX_N_C to PP3300_TCPC 40. page 37, 2(on USB DB): Add a 0 ohm resistor between PP5000_A from VCONN Power and DNS is on both U60 and U65 41. page 44: R708 should be ~51K. C746 should be at least 1500pF. Input to LDO should be PP3300_EC 42. page 42: Change R469 to 73.2KOhm 43. page 14: Added C734 - a 1uF cap to be placed near BV2. Added C733 - a 1uFcap to be placed near BV12 44. page 27,35: Added M2_SSD_PLN net to pin 8 of the SSD connector and connected this to GPIOA0 on the EC 45. page 11,34: Changed the name WWAN_RADIO_DISABLE_1V8_ODL to WWAN_RADIO_DISABLE_1V8. Change the name WWAN_RADIO_DISABLE_1V8_Q_ODL to WWAN_RADIO_DISABLE_1V8_ODL. Replaced fet Q52 with diode D82 46. page 12: Add a test point to XDP_BPM<0> 47. page 33: Add a DNS PU R722 to 1.8V on CNV_BRI_DT 48. page 32: Added ALS_INT_1, on page 32 49. page 44: Created PP3300_PP1800_SENSOR_A (default to PP1800_A) so that we can switch the sensor power rail to 3.3V if desired 50. page 32, 35: (on G sensor DB): Changed PP1800_A to PP3300_PP1800_SENSOR_A EC_I2C_SENSOR_1V8_SCL to EC_I2C_SENSOR_SCL EC_I2C_SENSOR_1V8_SDA to EC_I2C_SENSOR_SDA 51. page 35: Added R723, R724 100K pullups to PP3300_PP1800_SENSOR_A on LID_ACCEL_INT_1 and ALS_INT_1 52. page 39: Changed inductor L16 and L21 to CMME1021-1RSMS
		rev 2_1	1. page 11,35: Add a PU R725 to EC_PCH_INT_1 and change name to _ODL 2. page 32: On all the touchscreen and pen devices, pull them up/PP3300_PANEL_DXPCH_I2C_USI_SDA/SCL_1, USI_RST_1) to PP3300_TOUCHSCREEN_DX instead 3. page 11,32: Rename USI_INT_H to USI_INT 4. page 11, 34: Rename WWAN_RADIO_DISABLE_1V8 to WWAN_RADIO_DISABLE_1V8_1 5. page 11: Rename EMR_GARAGE_DET to PEN_GARAGE_DET_1, on BY30 6. page 11: Change BV30 from unused PEN_RESET_1 to FPMCU_BOOT1 7. page 16: Remove TP38, TP44-TP49 8. page 26: Add 100K R726 PD to Pins 26 on servo(J3) 9. page 31: Remove SLP_S4_1 and SLP_SUS_1 going to FP connector 10. page 23: Change the SPI ROM to a 16MB part 11. page 35: Pull up R359 to PP3300_G. Connect EC_RST_ODL to PSL4_1, Move SYS_RST_ODL to pin GPIOC5/KBRST_1 12. page 35: Add a diode D83 with anode connected to GPIO77 and cathode connected to EC_RST_ODL before R359 13. page 23: Move R198 closer to the SPI ROM and DNS it with a note that the resistor should be close to the SPI ROM to reduce the stub 14. page 26: Remove U40 and related components, ADD R744-R751 15. page 4(on USB DB): Move D79 to be in parallel with R506 16. page 31: Add straps, PUs, and PDs to MCU signals 17. page 31: Option for PDs on SPI CS signals 18. page 46, 1(USB DB): move power button switch (SW1)to USB DB 19. page 47: add eMMC page 20. page 33: change WIFI from M.2 type to solder down type 21. page 30, 8(USB DB): move LED and Fan to DB 22. page 31: remove finger print function 22. page 34: remove LTE function 23. page 10: Move MEM_STRAPS to match eMMC schematic 24. page 2,3: update block diagram 25. page 32: update edp pin define 26. page 46: add pen detect circuit and pen charge circuit. 27. page 9: delete TP7010-7013, TP7018-7019, TP7022-7029, TP7036-TP7041 28. page 34: delete R311,R627,R628(LTE) 29. page 11: delete TP7030-7035,TP7020, TP7021 30. page 31: delete finger print circuit 31. page 11, 46: delete PEN_PDCT_ODL, PEN_RESET_ODL,PEN_INT_ODL NET 32. page 33: M2_SHUTDOWN_1, connect to wifi pin 28 ,BT_DISABLE_1, connect to wifi pin 63 33. page 12: stuff R101 33. page 25: delete TP128-TP133, delete R201,R203,R205,R207,R209,R9282 34. page 23: delete R165,Q9, U38 PIN 9 change to NC. 35. page 47: stuff 49084, unstuff R857 , add R9314
		rev 2_2	1. page 11: Removed TRACKPAD_INT_ODL from GPP_D21 2. page 11: Change R74 to 4.7K 3. page 25: DNSed all XDP components 4. page 11: Removed WWAN_CONFIG_0/1/2/3 and R95/R96/R97/R98 5. page 11: Removed TP16,TP26,TP27,TP37 and R20,R21,R72 6. page 10: Added R9325 100k ohm to GPP_F23 and stuff, DNS R709



Model	Version	CHANGE LIST
	1C	1.Down size of some cap and res footprint.(C1205,C7835,C7836,R857,R721,R720,R46,R47,R680,R681,R5118,R5168,R9058,R9059,R9316,C290,C291,C292,C293,C294,c295,C296,C297,C300,C301). To optimize routing. 2.Del J24. (colay keyboard connector no use in future) . 3.Adjust PPVAR_SYS Cap quantity and value of U47,U48 and U49. New placement without high limit, we change back to follow CRB design. 4.Del pen function (J25,J26,U4101 relative sch).Customer remove this function form feature list. 5.Change CN1,J16,J17 connector type for new ID. 6.Colay SPI ROM socket 7.Reverse J6,J7,J9,CN2,pin define for placement 8.Change to EC_PROCHOT_IN_OD to EC_PROCHOT_IN(Clarify for firmware) 9.R303 Change to 1.2k (Reduce rise time < 100ns on WAKE signal) 10.R231 Change to 2.2k (Reduce rise time < 100ns on WAKE signal) 11.Q46 Gate of this transistor should be connected to PP3300_H1_G 12.Change connector PN follow connector list.(J17,J6,J2,Page30,37) 13. Adjust PPVAR_SYS_R_VCCIO CAP (2x 22U -->6x10u, due to layout high limit,Page 40) 14. Change this circuit to match Nami CCD circuit (Q46, Q18, R538,Page 24) 15. Adjust cap of PPVAR_VPRIM_CORE_A and PP1050_A (due to high limit, Page40) 16. Del reserve GMR function on MB (Page32) 17. Add power net name between D2 and U37 (Page23) 18. R5237 chnage to 0201 size (Page36) 19. Down size of res and cap (EMMC)(Page47).To optimize routing. 20. Modify sch of thermal detected.(Page45) 21. Change J23 PN follow connector list .(Page28) 22. Down size of cap (TX/RX cap)(Page37).To optimize routing. 23. Change ESD solution (Page37).To optimize routing. 24. Add screw hole (Page46) 25. Swap L10,L3,L4,L5,L9 pin connection.(Page36) To optimize routing. 26. Change USB typeA ESD solution D28,D87 (Page36) 27. Add screw hole (Page46) 28. Change U63 PN to RT9020-18GU5. Output Voltage should be 1.8V not 3.3V (Page44) 29. Change J7 PN follow connector list (Page30) 30. Swap L4,L5 pin connection.(Page36) To optimize routing. 31. Add EMI solution. C7923,C7924,C7925,L29,L30,L31,L32,L33,L34,L35,L36(Page10,Page28,Page29,Page37) For EMI reserve. 32. Add connection to CN2 for PEN.(Page46) 33. Del TP103,TP105,TP113,TP111,TP114,TP115,TP104,TP112,TP118,TP106,TP110,TP116,TP109,TP108,TP135,TP134,TP120,TP107.(Page16) 34. Change USB typeA / typeC ESD solution add D66,D88,D89,D90 & Del D86,D87(page 36,37) for Intel Feedback add F2 for safety request(page 36) 35. Change hole9/hole10 footprint and add 2 clip (Page46) 36. DNS R711, C349 (Page37) VCONN for Port 0 is sourced from U44 37. Add DNS buffer powered from PP3300_G to isolate PLT_RST_L from M2_SSD_RST_L_R (in parallel with R229). Add note that it is only needed for SSDs that have an internal pull-up. (Page27) Internal pull-up on some SSDs can cause glitch on PLT_RST_L after the AP stops driving it, causing CR50 to think that AP is still on. 38. Change R362 to 48.7k, and add note that if using TI BC1.2 part, value should be 51.1k, Change R363 to 29.4k, and add note that if using TI BC1.2 part, value should be 30.9k (Page36) 39. Add a schematic note next to this signal that describes when this signal is needed.Need to make this clear to OEMs(Page11) 40.Add DNS 200pF caps near TCPC.May need to add capacitance in order to meet USB PD cReceiver minimum spec(Page37) 41.Add TABLET_MODE signal to GPIOC7 pin on EC.This will be used in systems that have GMR sensor instead of hall effect (Page35) 42.Change C302, C303 to 0 ohm(Page8).we mount cap on USB board. 43.Modify Hole2 Hole3 Hole4 footprint. (Page46) 44.Modify J4 J5 footprint. (Page27,29). Follow connector list. 45.Modify XDP connection. (Page12,25). To optimize routing. 46.Modify PAD footprint. (Page46). 47. Change C55,C98,C86,C91,C73,C118,C29,C37,C193,C144,C186,C211,C203,C152 PN(Page17). Without high limitation, change to another one. 48. Change R490 to 0.1 ohm (Page44). 49. Change clip PN for ME request (Page46). 50. Change Hole7,Hole8 footprint (Page46). 51. Change D66,D88,D89,D90 PN (Page36,37). USB+- should use ESD component with 5v tolerance.

 Quanta Computer Inc.		PROJECT : ZAR	
		Size Document Number Rev	
CHANGE LIST Date: Thursday, January 02, 2020		Sheet 49 of 49	

Model	Version	CHANGE LIST
	1D	1. Page 12,25 : Modify XDP connection. For intel issue tracker JTAG connection. Stuff these resistors R202, R203, R204 R205, R206, R207, R208, R209, R210, R211. 2. page 30 : J2 pin define upside down(JIM) 3. page 36 : remove F2 on PP3300_SD_DX. Due to U64 already had safety function. 4. page 11 : Change R75 pull up to be PP1800_A. GPP_A8 Dual-route signal to GPP_A16 5. page 32: Remove "USI INT IS ACTIVE HIGH" note. 6. page 11: Change R771 pull up to be PP1800_A. GPP_A8 Dual-route signal to GPP_A16 7. page 8, USB D/B page 4: Move diode D79 to DD12_AUX_N on page 8 (cathode connected to PP3300_SOC_A) 8. page 25 : reserved R667 for DCI. 9. page 10 : unstuff C7924 for SD_CLK EMI suggestion, after EMI test, we can remove it and signal will be more positive. 10. page 10 : Add R9340 damping R for CNV_CLKREQ 11. page 29 : Add R773,R772 option for output crosstalk tuning 12. page 11 : DNS series resistors R20, R21 and R72 on unused PCH SPI1 interface 13. page 35 : Put diode D84 in series with signal KSO_06, cathode connecting to EC and anode connecting to the keyboard connector. Remove R691 499 ohm series resistor.
	ZAR DVT ZSI EVT	1. Page 37(Follow Hatch change list) : add FB4 between AVDD and DVDD rails of ANX3447. add C764, C765, C766 for DVDD rails. 2. Page 32: add Q55,Q501,R9342,R9343,R9344 for panel T11 timing tuning. 3. USB D/B : modify R629 to 3.3k and modify R630 to 1.8k for LED current setting 4. USB D/B : R9390 change from 1k to 620 ohm to prevent OCP (Fan Iset up to 0.9A) 5. MLB : add layout test point for factory request 6. Page 37(Follow Hatch change list): Connect DVDD_IO to PP3300_TCPC_AVDD through a 0 ohm resistor R775 7. Page 37(Follow Hatch change list): connect pull-up R319 to PP3300_TCPC_AVDD because ROLE_SEL needs to be pulled up to AVDD33 8. Page 37(Follow Hatch change list): add note stating that 100K pull-up / pull-down is 'no-stuff' only for ANX3447 because of bug b:/124410548 9. Page 37(Follow Hatch change list): add 10K series resistor R218 at output of GPIO2/PSL_IN4 to Improper isolation of EC_RST_ODL on some NPCX79nx designs 9. Page 29: add C7932, C7933 for PP1800_A power rail
	V3.0	1. Page 23(Follow Hatch change list) : R163 change from 100k to 4.7k because Input impedance on EC EEPROM WC# pin is too low, so pullup is too large. Static "high" voltage only reaches 1.15V when it should be ~3.3V, resulting in unprotected EC EEPROM
	V3.1	1. Page X : Change to shortpad : Location : 0201 : R132,R133,R194,R202,R203,R204,R205,R206,R207,R208,R209,R210,R211,R223,R241,R242,R254,R255,R26,R261,R262,R28,R30,R33,R334,R335,R356,R371,R384,R5237, R635,R65,R661,R676,R690,R772,R773,R9084,R9327,R9334,R9335 0402 : R225,R5238,R744,R746,R748,R9087,R9090,R9308,R9309,R9310,R9340 0603 : R137,R138,R235,R236,R237,R683 0805 : R659,R660 2. Page 23 : (1) Remove U3 (BIOS socket) (2) Reserved U4104 for shortage issue. (3) Add R9348 for realtek recommend . (3) Remove soundwires straps : R244,R245,R246,R247,R248,R249,R250,R251,R252,R253 for realtek recommend . 3. Page 10 : (1) Remove C7925 for realtek recommend (2) Change R40 from 33 ohm to 0ohm for realtek recommend 4. Page 7 : Add. R9347 ,Reserved Q502 ,Q503 & Del. Q49 for reduce glitch 5. Page 29 : (1) Add C7934 for realtek recommend (2) Unstuff C7932,C7933 5. Page 44 : Change U27.4 BIAS pin from PP5000_A to PP3300_G for PP5000_A glitch