



SCH: 650-01771-03-SCH
ASSY: 650-01771-03
PCB: 651-01771-03


SHEET NO.	SHEET NAME
1	TABLE OF CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	USB TYPE-C BLOCK DIAGRAM
4	POWER TREE
5	I2C MAP
6	SOC DRAM I/F
7	SOC EDP/MIPI/DDI
8	SOC PCIE/USB/SATA
9	SOC AUDIO/EMMC/LPC/SPI
10	SOC I2C/CNVI/UART/SPI
11	SOC PMU/RTC/SVID/THERMAL/MISC
12	SOC JTAG/GPIO/ITP
13	SOC GROUND
14	SOC POWER
15	SOC DECOUPLING
16	MEMORY CH 00/01 LPDDR4
17	MEMORY CH 10/11 LPDDR4
18	EC-NUVOTON
19	SPI ROM
20	MIPI60 DEBUG HEADER
21	H1 SECURE MICROCONTROLLER
22	SERVO
23	eMMC/SD
24	AUDIO
25	KB, TPD
26	LID: eDP, CAM, TOUCH, SENSOR, PEN
27	SENSOR: COMPASS, GYRO (OPTION 1)
28	WIFI/BT CONNECTOR
29	USB C TCPC/MUX (OPTION 2)
30	USB A CONNECTIONS (MLB)

[illegible]






Power Tree




Master	Port	Net Name	Slave Device(S)	Speed
EC	I2C0 0	EC_I2C_BATTERY_3V3	BATTERY (TBD)	100KHz
EC	I2C1 0	EC_I2C_USB_C0_MUX	ANX7447, NX20P3483	100KHz
EC	I2C2 0	EC_I2C_USB_C1_MUX	PS8751B	100KHz
EC	I2C3 0	EC_I2C_EEPROM	M34E02	100KHz
EC	I2C4 1	EC_I2C_CHARGER_3V3	ISL8238B	100KHz
EC	I2C5 0	-		
EC	I2C7 0	EC_I2C_SENSOR_U	LSM6DS3TR, LIS2DE12TR	400KHz
AP	LPSS I2C0	PCH_I2C_PEN	STYLUS (TBD)	400KHz
AP	LPSS I2C1	-	-	
AP	LPSS I2C2	-		
AP	LPSS I2C3	DBG_PCH_I2C	TBD	TBD
AP	LPSS I2C4	PCH_I2C_H1	UR0605B	100KHz
AP	LPSS I2C5	PCH_I2C_AUDIO	DA7219	100KHz
AP	LPSS I2C6	PCH_I2C_TRACPAD	TRACPAD (TBD)	100KHz
AP	LPSS I2C7	PCH_I2C_TOUCHSCREEN	TOUCHSCREEN (TBD)	100KHz
AP	PMC I2C	PCH_PMIC_I2C	RT5077A	100KHz



MSDIA_C1KP	AL2	TP	MSDIA_C1KP
MSDIA_C1LN	AM3	TP	MSDIA_C1LN
MSDIA_C2KP	AG12	TP	MSDIA_C2KP
MSDIA_C2LN	AG13	TP	MSDIA_C2LN
MSDIA_DP_0	ANS	TP	MSDIA_DP_0
MSDIA_DP_0	ANV	TP	MSDIA_DP_0
MSDIA_DP_1	AJ15	TP	MSDIA_DP_1
MSDIA_DP_1	AJ17	TP	MSDIA_DP_1
MSDIA_DP_2	AJ1	TP	MSDIA_DP_2
MSDIA_DP_2	AJ5	TP	MSDIA_DP_2
MSDIA_DP_3	AJ10	TP	MSDIA_DP_3
MSDIA_DP_3	AJ12	TP	MSDIA_DP_3
MSDIA_DP_0	AG15	TP	MSDIA_DP_0
MSDIA_DP_0	AG17	TP	MSDIA_DP_0
MSDIA_DP_1	AG8	TP	MSDIA_DP_1
MSDIA_DP_1	AG10	TP	MSDIA_DP_1
MSDIA_DP_2	AG7	TP	MSDIA_DP_2
MSDIA_DP_2	AG5	TP	MSDIA_DP_2
MSDIA_DP_3	AE15	TP	MSDIA_DP_3
MSDIA_DP_3	AE17	TP	MSDIA_DP_3













ALL NC

(LDS)





No external PU/PD on GPIO174, using internal PD for setting VDD2 to 1.2v (GPIO174)
R282 is for strapping high to enable eSPI mode (GPIO175)

RANK ID	Memory	Speed	Rank Density	Dual Rank	Ch0	Ch0	Part Number
0	4GiB	2400MHz	8Gb	N	Y	Y	98H761746000000-001 #BX761746000000-001 #BX761746000000-001
1	8GiB	2400MHz	16Gb	N	Y	Y	#BX761746000000-001 #BX761746000000-001 #BX761746000000-001
2	8GiB	2400MHz	8Gb	Y	Y	Y	#BX761746000000-001 #BX761746000000-001 #BX761746000000-001
3	4GiB	2400MHz	16Gb	N	Y	N	
4	4GiB	2400MHz	8Gb	Y	Y	N	
5	4GiB	2400MHz	16Gb	N	N	Y	
6	4GiB	2400MHz	8Gb	Y	N	Y	



[illegible]

LAYOUT NOTE: PLACE THE R62, 65, 55, 57, R393
WITHIN 1" OF J5 MIPI60 CONNECTOR.







SHOULD CONSIDER SPLITTING THE RAILS FOR NOISE ISOLATION






SHOULD CONSIDER SPLITTING THE RAILS FOR NOISE ISOLATION





PLEASE THESE COMPONENTS NEAR THE PMIC FB PINS



DECOUPLING VALUES AND NUMBER BASED ON THE REFERENCE DOC






PP1050_VCCRAM_S: 1uF_0402x10 , 22uF_0603 x3




MATCHING BIT SWAPPING OF INTEL RVP




MATCHING BIT SWAPPING OF INTEL RVP




U22 VDD caps:1uFx6, 0.1uFx2, 10uFx3





U22 VDD caps:1uFx4, 10uFx2




U23 VDD caps:1uFx6, 0.1uFx2, 10uFx2




U23 VDD caps:1uFx4, 10uFx1




U20 VDD caps:1uF $\times$ 6, 0.1uF $\times$ 2, 10uF $\times$ 3



U21 VDD caps:1uF $\times$ 6, 0.1uF $\times$ 2, 10uF $\times$ 2




U20 VDD caps:1uF $\times$ 4, 10uF $\times$ 2




U20 VDD caps:1uF $\times$ 4, 10uF $\times$ 1


PCH SPI FLASH





EC EEPROM



SKU EEPROM





LAYOUT NOTE: PLACING THE SERIAL R'S WITHIN 1 " OF THE DEBUG CONNECTOR



PRODUCTION NOTE: DNS J5, R627, R602, R623, R601

(H1C)



BITLAND		Bitland Information Technology Co., Ltd.	
Page Name		H1 Secure MICROCONTROLLER	
Size C	Project Name Phaser		Rev 1.3
Date: Thursday, November 22, 2018		Sheet	21 of 43

PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co., Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland


(GOG)

PCH SPI IS 1.8V

EC SPI IS 3.3V


P18 IS PCH UART REF VOLTAGE
P34 IS EC UART REF VOLTAGE
CAN REMOVE U44, R519 IF J1 IS DNS

P29 IS PD UART REF VOLTAGE




SERVO HEADER

CAN REMOVE U44, U26, Q77, C578, C579, R128, R47, R138 R519 IF J1 IS DNS




POWER FOR FLASHING EC THROUGH SERVO


CAN REMOVE Q68, Q69 IF J1 IS DNS




150 UA SLEEP CURRENT



MICRO SD CARD



TOUCHSCREEN + STYLUS (IF AVAILABLE)



LID ACCEL-CORAL (MOVE TO PAGE40)



NEED TO CHECK DMIC SPEC'S FOR 1.8V OR 3.3V SIGNAL LEVEL




INTERFACE 1: STRAP MIC TO LEFT = CHANNEL 0
INTERFACE 2: STRAP MIC TO RIGHT = CHANNEL 3

BITLAND		Bitland Information Technology Co., Ltd.	
Page Name		LID: eDP, CAM, TOUCH, SENSOR	
Size C	Project Name Phaser		Rev 1.3
Date: Friday, November 23, 2018		Sheet	26 of 43

PROPERTY NOTE: this document contains information confidential and property to Bitland Information Technology Co., Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland

IMU WILL NOT BE STUFFED IF WFCAM IS STUFFED



IMU (6-AXIS)

MODE 2 (SLAVE TO EC, MASTER TO MAG)

I2C MODE: SET BY CS PIN TO HI


I2C ADDR: 0X6A (LSB SET BY SD0/SA0)

For Phaser no need Magnetometer, remove it---0426



GMR SENSOR MOVED TO PAGE39

CHARGE/BATTERY LED


Change LED color from orange/blue to red/green.
LED_1_L controls LED_RED and LED_2_L controls LED_GREEN.
This is the same as robo.




(NGF)




FOR USB-C PORT 0




DEFAULT I2C ADDRESS: 0X58
IF ADR1 IS PULLED UP: 0X7C




BC 1.2 FOR THE TYPE-A PORT A0




Deviation
Change L5 (PCMF3USB3S) to discrete EMI filter and ESD---0315




CM TO CHOOSE CONNECTOR






Deviation:
Change L7(PCMF2USB3S) to discrete EMI filter and ESD---0315





Deviation:
Change L6(PCMF3USB3S) to discrete EMI filter and ESD---0315



Note, for proto, stuffing
maxim to TI land pattern
should be ok, but for EVT, it
is required to update
particular footprint created
for maxim's use


TYPE-C PORT 0 (MLB)



PORT 0

PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR

TYPE-C CONN



TO-CHARGER

EN_EC_PWR

U256
L18B521BS-30T5G
sod882

R685
100K J
R0201

C758
0.1uF/10V/X5R
C0201

R192
1K J
R0201

C564
22uF/25V/X5R
C0805

C358
22uF/25V/X5R
C0805

C354
1uF/16V/X5R
C0201

U34
RT6258B/QQUF
QFN12_0D45_3X3-3

VIN
VOUT
FF
EN
LDO
PGND
AGND

PP3300_SW
L11
1.0uH
L_2p_6dx7d3

C586
0.1uF/10V/X5R
C0402

R64
10.0 J
R0603

PP3300_PG_OD
R142
100K J
R0201

PP3300_PG_OD 18,35

PP3300_A_R
R92
0.002 F
R1206_short

C599
0.1uF/10V/X5R
C0201

C590
0.1uF/10V/X5R
C0805

C591
0.1uF/10V/X5R
C0805

PP3300_EC

PP3300_EC_WAKE

R415
0.1 F
R0603_short

R495
0.1 F
R0603_short

PP3300_EC

PP3300_PD_SW_A

U39
RT9742CNGJ5
SOT23-5

IN
VOUT
EN
FLG

PP3300_RTC

R687
0.1 F
R0603_short

PP3300_LDO

U31
RT9742CNGJ5
SOT23-5

IN
VOUT
EN
FLG

EN_EC_PWR

R134
499K_F
R0201

18,34 EN_EC_PWR

LDO 150mA MAX, AUTO SWITCH WHEN PG IS GOOD


LDO AUTO SWITCH AFTER PG

+V3P3A
I_{max} = 5A
F_{sw} = 500kHz


U25 CAN NOT HAVE DISCHARGE. USE RT9742CNGJ5

[illegible]



PP3300_S




PP3300_SD_DX




PP3300_PD_A



PP3300_EMMC_DX




PP3300_TRACKPAD_DX




PP3300_WLAN_DX


FOR CNVI MODULE, DNS U15 AND BYPASS WITH RESISTOR.




PP3300_EDP_DX




PP1800_SENSOR_S










PP1800_EMMC_DX




PP1800_SOC_A





BITLAND			
Bitland Information Technology Co.,Ltd.			
Page Name	INAs		
Size	Project Name	Rev	1.3
C	Phaser		
Date	Thursday, November 22, 2018	Sheet	35 of 43
PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland			



GPIO for LTE

Coral sub board

-LTE SAR_ODL has pullup to PP1800_DX_LTE

-LTE OFF_OFL has pullup to PP1800_DX_LTE

-LTE WAKE_L has pullup to PP1800_SOC_A, R773 still needs
to be stuffed if sub board is not attached

LTE has been removed-0426


LEVERAGING CORAL BOARD!

STEST

STEST has been removed-0426

P-SENSOR


P-SENSOR has been removed-0426




SELECT PER SEL SI TEAM
CM TO ADJUST PINOUT/PIN COUNT

The schematic shows the following connections:


- U30 (HGOEDM013A sensor4_0d5_0d9c1d3)**:
 - VDD (pin 3) connected to VCC.
 - GND (pin 2) connected to GND.
 - OUT1 (pin 4) connected to LID_OPEN.
 - OUT2 (pin 1) connected to LID_OPEN.
- U19 (x2dfm4_0d5_1d4x1d0 AH135D-HV4-7)**:
 - VDD (pin 1) connected to VCC.
 - GND (pin 2) connected to GND.
 - OUTPUT2 (pin 3) connected to LID_OPEN through resistor R293 (1K).
 - OUTPUT1 (pin 4) connected to LID_OPEN through resistor R294 (1K).
- PP3300_RTC**: Connected to the input of U19 pin 1.
- C70**: A capacitor labeled "C70=0.1uF10V/XSR C0201 10%" connected between the input of U19 pin 1 and ground.
- LID_OPEN**: The output signal, shown as a red waveform, connected to pins 4 and 1 of U30, and pins 3 and 4 of U19 through resistors R293 and R294 respectively.





BITLAND		Bitland Information Technology Co., Ltd.	
Page Name		CONNECTORS TO SUB BOARD	
Size C	Project Name Phaser	Rev 1.3	
Date: Thursday, November 22, 2018		Sheet 39 of 43	
PROPERTY NOTE: This document contains information confidential and property to Bitland Technology Co., Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than for that for which it was obtained with the expressed written consent of Bitland			



```
I2C MODE: ( SET BY NCS TIE TO VDDIO )
I2C ADDRESS: 0X1E (SDO_ADDR = GND), 0X1F (SDO_ADDR = VDDIO)
I2C MAX SPEED = 3.4MHZ
```







GPIO #	Bump Name	Voltage	Bootstrap Termination	Default Termination	Bootstrap Purpose	Bootstrap Usage	Bootstrap	Octopus Signal Name
GPIO 27	GPIO 27	1.8V	20K PU	1K PD	Allow eMMC as a boot source	1=enable(default) 0=disable	eMMC Boot	DBG_PTI_DATA_16
GPIO 28	GPIO 28	1.8V	20K PU	20K PU	Allow SPI as a boot source	1=enable(default) 0=disable	SPI Boot	DBG_PTI_DATA_17
GPIO 42	MDSI_A_TE	1.8V	20K PD	20K PD	Flash Descriptor override	1=Override 0=No Override(default)	Flash Descriptor	TP_WIFI_RST_N,TP135
GPIO 43	MDSI_C_TE	1.8V	20K PU	20K PU	RSVD	1=Disable(default) 0=Do Not Use	RSVD	GP_INTD_DSI_TE2
GPIO 44	USB2_OC0_N	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Disable(default)	RSVD	USB_A_OC_ODL
GPIO 45	USB2_OC1_N	1.8V	20K PD	20K PD	Top swap override	1=enable 0=disable(default)	Top Swap	USB_C_OC_ODL
GPIO 61	SIO_UART0_TXD	1.8V	20K PD	20K PD	Enable TXE ROM Bypass	1=enable bypass 0=disable bypass(default)	TXE ROM Bypass	PCHTX_MIPI60RX_UART
GPIO 62	SIO_UART0_RTS_N	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Disable(default)	RSVD	STEST_INT_L
GPIO 65	SIO_UART2_TXD	1.8V	20K PD	20K PD	Force DNX FW Load	1=Force DnX 0=Do not force(default)	DnX FW Load	PCHTX_UART2
GPIO 66	SIO_UART2_RTS_N	1.8V	20K PD	20K PD	LPC boot BIOS strap	1=boot from LPC 0=do not boot from LPC(default)	LPC Boot	TP172
GPIO 79	SIO_SPI_0_CLK	1.8V	20K PD	1M PD	RSVD	1=Do Not Use 0=Normal Operation	RSVD	H1_SLAVE_SPI_CLK_R
GPIO 80	SIO_SPI_0_FSO	1.8V	20K PD	1M PD	RSVD	1=Do Not Use 0=No halt(default)	RSVD	H1_SLAVE_SPI_CS_L_R
GPIO 81	SIO_SPI_0_FSI	1.8V	20K PU	20K PU	RSVD	1=Disable(default) 0=Do Not Use	RSVD	GPIO_81_DEBUG
GPIO 83	SIO_SPI_0_TXD	1.8V	20K PU [Pre-E8 and RS1] 20K PD [RS21 and QS1]	4.7K PU	LPC 1.8V/3.3V mode select	1=1.8V mode 0=3.3V mode(default)	LPC Voltage select	H1_SLAVE_SPI_MOSI_R
GPIO 84	SIO_SPI_2_CLK	1.8V	20K PU	3.3K PD	Allow SPI as a boot source	1=don't boot from SPI(default) 0=boot from SPI(debug)	SPI Boot Source	STEST_SPI1_CLK_R
GPIO 85	SIO_SPI_2_FSO	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Disable(default)	RSVD	STEST_SPI_CS_L_R
GPIO 86	SIO_SPI_2_FSI	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=enable(default)	RSVD	STEST_CNTRL
GPIO 87	SIO_SPI_2_FS2	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=default	RSVD	TP_PCH_GPIO_87_PD DURING RSMRST
GPIO 89	SIO_SPI_2_TXD	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=default	RSVD	STEST_SPI1_MOSI_R
GPIO 159	AVS_I2S0_SDI	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=default	RSVD	I2S0_PCH_RX
GPIO 163	AVS_I2S1_WS_SYNC	1.8V	20K PU [Pre-E8 and RS1] 20K PD [RS21 and QS1]	20K PU [Pre-E8 and RS1] 20K PD [RS21 and QS1]	SMBus 1.8V/3.3V mode select	1=1.8V mode 0=3.3V mode(default)	Buffers 1.8V/3.3V	I2S_SFRM_SPKR
GPIO 164	AVS_I2S1_SDI	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=default	RSVD	WLAN_PE_RST
GPIO 168	AVS_HDA_SDI	1.8V	20K PU [Pre-E8 and RS1] 20K PD [RS21 and QS1]	20K PU [Pre-E8 and RS1] 20K PD [RS21 and QS1]	PMU 1.8V/3.3V mode select	1=1.8V mode 0=3.3V mode(default)	PMU 1.8V/3.3V	I2S2_PCH_RX
GPIO 172	AVS_M_CLK_B1	1.8V	20K PD	20K PD	SMBus No Reboot	1=Enable 0=Disable (default)	SMBus Reboot	DMIC_CLK2_R
GPIO 174	AVS_M_CLK_AB2	1.8V	20K PD	20K PD	VDD2 1.24V vs 1.2V select	1=VDD2 is 1.24V 0=VDD2 is 1.20V(default)	VDD2 Voltage	TP_GPIO_174
GPIO 175	AVS_M_DATA_2	1.8V	20K PD	4.7K PU	eSPI vs LPC	1=eSPI mode 0=LPC mode(default)	eSPI/LPC mode	DMIC_CAM2_DATA
GPIO 177	SMB_CLK	3.3V(Default) /1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=default	RSVD	TP_PCH_SMB_CLK,TP160
GPIO 191	CNV_BRI_DT	1.8V	20K PD	20K PD	eSPI Flash Sharing Mode	1=slave attached 0=master attached(default)	Flash Sharing	CNVI_BRI_DT_R
GPIO 192	CNV_BRI_RSP	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Normal Operation	RSVD	CNVI_BRI_RSP
GPIO 193	CNV_RGI_DT	1.8V	20K PU	20K PU	RSVD	1=Do Not Use 0=Normal Operation	RSVD	CNVI_RGI_DT_R
GPIO 194	CNV_RGI_RSP	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Normal Operation	RSVD	CNVI_RGI_RSP
GPIO 195	CNV_RF_RESET_N	1.8V	20K PD	20K PD	RSVD	1=Do Not Use 0=Normal Operation	RSVD	CNVI_RF_RESET_L
GPIO 196	XTAL_CLKREQ	1.8V	20K PD	10K PD	RSVD	1=Do Not Use 0=Normal Operation	RSVD	WLAN_CLKREQ0