

ZBC_DROID_BLOB


TABLE OF CONTENTS


SHEET NO.	SHEET NAME
1	TABLE OF CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	USB TYPE-C BLOCK DIAGRAM
4	POWER TREE
5	I2C MAP
6	SOC DRAM I/F
7	SOC EDP/MIPI/DDI
8	SOC PCIE/USB/SATA
9	SOC AUDIO/EMMC/LPC/SPI
10	SOC I2C/CNVI/UART/SPI
11	SOC PMU/RTC/SVID/THERMAL/MISC
12	SOC JTAG/GPIO/ITP
13	SOC GROUND
14	SOC POWER
15	SOC DECOUPLING
16	MEMORY CH 00/01 LPDDR4
17	MEMORY CH 10/11 LPDDR4
18	EC-NUVOTON
19	SPI ROM
20	MIPI60 DEBUG HEADER
21	H1 SECURE MICROCONTROLLER
22	SERVO
23	eMMC/SD
24	AUDIO
25	KB, TP, PEN
26	LID: eDP, CAM, TOUCH, SENSOR
27	SENSOR: COMPASS, GYRO
28	WIFI/BT CONNECTOR
29	USB C TCPC/MUX
30	USB A CONNECTIONS (MLB)

TABLE OF CONTENTS


[illegible]

ZBC/ZBD DROID BLORB (Gemini Lake) Block Diagram ver.1.0






Power Tree




Master	Port	Net Name	Slave Device(S)	Speed
EC	I2C0 0	EC I2C BATTERY 3V3	BATTERY (TBD)	100KHZ
EC	I2C1 0	EC I2C USB C0 MUX	ANX7447, NX20P3483 <i>Check subboard</i>	100KHZ
EC	I2C2 0	EC I2C USB C1 MUX		100KHZ
EC	I2C3 0	EC I2C EEPROM SCL	M34E02	100KHZ
EC	I2C4 1	EC I2C CHARGER 3V3	ISL9238B	100KHZ
EC	I2C5 0	-		
EC	I2C7 0	EC I2C SENSOR U	LSM6DS3TR, LIS2MDLTR	400KHZ
AP	LPSS I2C0	PCH I2C PEN	STYLUS (TBD)	400KHZ
AP	LPSS I2C1	PCH I2C P SENSOR	TBD	100KHZ
AP	LPSS I2C2	-		
AP	LPSS I2C3	DBG PCH I2C	TBD	TBD
AP	LPSS I2C4	PCH I2C H1	H1 (not used)	100KHZ
AP	LPSS I2C5	PCH I2C AUDIO	DA7219	100KHZ
AP	LPSS I2C6	PCH I2C TRACKPAD	TRACKPAD (TBD)	100KHZ
AP	LPSS I2C7	PCH I2C TOUCHSCREEN	TOUCHSCREEN (TBD)	100KHZ
AP	PMC I2C	PCH PMIC I2C	RT5077A	100KHZ




Quanta Computer Inc.
 PROJECT : ZBC_DROID_BLOB

Size	Document Number	Rev
	I2C MAP	1A
Date:	Tuesday, November 05, 2019	Sheet 5 of 45

PLACE AS CLOSE TO SOC AS POSSIBLE



(CPU)

USB C PORT 0

USB C PORT 1

LOCAL DISPLAY PANEL

U4C

(LDS)


ALL NC

Quanta Computer Inc.
PROJECT : ZBC_DROID_BLOBB
SOC EDP/MIPI/DDI

Size: Document Number: Rev 1A
 Date: Tuesday, November 05, 2019 Sheet 7 of 45


Gemini lake (SATA , ODD, CLK ,USB,PCIE)

(CPU)




Gemini lake (EMMC/LPC/I2C/GPIO/HDA)

(CPU)



(MIC)




(CPU)

TO-EC


SPEAKER AMP

HEADPHONE

DMIC'S



TEST POINTS ON EMMC CLOSE TO SOC






native SD card support dropped

TO-EC

TO-FLASH

(ADO)






CHECK RTCRST SIGNAL




PP1800_SOC_A



(CPU)

GLK ULT (GND)






Quanta Computer Inc.
PROJECT : ZBC_DROID_BLOB


Size	Document Number	Rev
	SOC GROUND	1A
Date:	Tuesday, November 05, 2019	Sheet 13 of 45

Gemini (POWER)




(CPU)

PPVAR_VNN
DECOUPLING VALUES AND NUMBER BASED ON THE REFERENCE DOC




PPVAR_VNN: 5 X 1UF_0402_6.3V, 4 X 22UF_0603_6.3V

PPVAR_VCCGI




PPVAR_VCCGI: 12 X 1UF_0402_6.3V, 8 X 22UF_0603_6.3V, 2 X 0.1UF_0402_16V


PPVAR_VCCGI




PPVAR_VCCGI




PPVAR_VCCGI



PP1100_VDDQ_SOC




PP1100_VDDQ_SOC




PP1100_VDDQ_SOC

EDGE CAP FOR EXPOSED POWER PLANES




PP1100_VDDQ_SOC




PP1100_VDDQ_S

PP1100_VDDQ_IOA




VDDQI: 1uF_0402x8 , 22uF_0603 x10 , 0.1uF_0402x4


PPVAR_VNN




PP1050_VCCRAM_S




PP1050_VCCRAM_S




PP1050_VCCRAM_S




PP1050_VCCRAM_S




PP1200_SOC_A




PP1200_SOC_A




PP1200_SOC_A



PP1200_SOC_A




PP1200_SOC_A




PP1200_SOC_A: 1uF_0402x9 , 22uF_0603 x7

PP1800_SOC_A: 1uF_0402x4 , 22uF_0603 x1


PP1800_SOC_A



PP3300_SOC_A




PP3300_SOC_A




PP3300_SOC_A: 1uF_0402x8 , 22uF_0603 x2

PP3300_SOC_A




PP3300_SOC_A





Quanta Computer Inc.

PROJECT : ZBC_DROID_BLOBR


Size	Document Number	Rev
	SOC DECOUPLING	1A
Date:	Tuesday, November 05, 2019	Sheet 15 of 45








PCH SPI FLASH (CPU)



(KBC)


SKU EEPROM



 Quanta Computer Inc. PROJECT : ZBC_DROID_BLOB		
Size	Document Number SPI ROM	Rev 1A
Date:	Tuesday, November 05, 2019	Sheet 19 of 45

(INT)

LAYOUT NOTE: PLACING THE SERIAL R'S WITHIN 1 " OF THE DEBUG CONNECTOR






Quanta Computer Inc.
PROJECT : ZBC_DROID_BLORB

Size	Document Number	Rev
	MIPI60 DEBUG HEADER	1A
Date:	Tuesday, November 05, 2019	Sheet 20 of 45


RELEASED BY WWW.LAPTOP-SCHEMATICS.COM




(GOG)



(H1C)




CAN REMOVE Q68, Q69 IF J1 IS DNS



(MMC) 32 GB EMMC STORAGE


150 UA SLEEP CURRENT



U3B		
A1	NC6A1	NC6H1
A2	NC6A2	NC6H2
A6	RFU6A7/NC	NC6H7
A7	NC6A8	NC6H8
A8	NC6A9	NC6H9
A11	NC6A10	NC6H10
A12	NC6A11	NC6H11
A13	NC6A12	NC6H12
A14	NC6A13	NC6H13
B1	NC6B1	NC6H14
B7	NC6B8	NC6H15
B8	NC6B9	NC6H16
B9	NC6B10	NC6H17
B10	NC6B11	NC6H18
B11	NC6B12	NC6H19
B12	NC6B13	NC6H20
B13	NC6B14	NC6H21
B14	NC6B15	NC6H22
C1	NC6C1	NC6H23
C2	NC6C2	NC6H24
C3	NC6C3	NC6H25
C4	NC6C4	NC6H26
C5	NC6C5	NC6H27
C6	NC6C6	NC6H28
C7	NC6C7	NC6H29
C8	NC6C8	NC6H30
C9	NC6C9	NC6H31
C10	NC6C10	NC6H32
C11	NC6C11	NC6H33
C12	NC6C12	NC6H34
C13	NC6C13	NC6H35
C14	NC6C14	NC6H36
D1	NC6D1	NC6H37
D2	NC6D2	NC6H38
D3	NC6D3	NC6H39
D4	NC6D4	NC6H40
D5	NC6D5	NC6H41
D13	NC6D13	NC6H42
D14	NC6D14	NC6H43
E1	NC6E1	NC6H44
E2	NC6E2	NC6H45
E3	NC6E3	NC6H46
E12	RFUE5/NC	NC6H47
E13	NC6E12	NC6H48
F1	NC6F1	NC6H49
F2	NC6F2	NC6H50
F3	NC6F3	NC6H51
F12	NC6F12	NC6H52
F13	NC6F13	NC6H53
F14	NC6F14	NC6H54
G1	NC6G1	NC6P1/RFUE5
G2	NC6G2	NC6P2
G12	RFUE5/NC	NC6P3
G13	NC6G13	NC6P4
G14	NC6G14	NC6P5
H1	NC6H1	NC6P6


THGBMHG8C2LBAI

(CRD) **MICRO SD CARD**




Normal Open


(AMP)




RIGHT CHANNEL



(ADO)




(THM)




(AMP)

CSP PACKAGE, BUT CAN BE ROUTED ON TYPE-3
 <10UA IN DEEP SLEEP



(ADO)


5K TO FILTER LEFT IF NOT ISOLATED




Audio Jack	11" ZBA/ZBB	1st	DFTJ06FRA33
		2nd	DFTJ06FRA54
	14"/15" ZBC/ZBD	1st	DFTJ06FRA44
		2nd	DFTJ06FR985

CHANGED MIC SERIES CAPS TO 1UF TO MATCH 10HZ 3DB
 FREQUENCY RECOMMENDED IN THE DA7219 DATASHEET

THE TWO SENSE SIGNALS NEED TO BE CLOSE TO THE JACK CONNECTOR
 ROUTE HP_RING2 AND HP_RING2_SENSE TOGETHER (TREAT AS DIFF PAIR EXCEPT NO NEED FOR IMPEDANCE CONTROL)
 THE SAME APPLIES TO HP_SLEEVE AND HP_SLEEVE_SENSE SIGNALS
 ROUTE HP_RING2, HP_RING2_SENSE, HP_SLEEVE, HP_SLEEVE_SENSE BETWEEN HP_LEFT AND HP_RIGHT WHERE POSSIBLE




PEN 7-BIT I2C ADDRESS = 0X09
~ 100 MA




(KBC)

KEYBOARD

CM TO CHOOSE CONNECTOR- THIS ONE WILL SUPPORT THE KEYPAD SO THE PINOUT MAY NEED TO CHANGE




(KBL)



TRACKPAD CONNECTOR

CM TO CHOOSE CONNECTOR


(TPD)



AVIODS ANY LEAKAGE WITHOUT SOFTWARE EFFORTS

THE PURPOSE OF THIS CIRCUIT IS TO ALLOW A SINGLE KEYBOARD MATRIX FOR BOTH A CONVERTIBLE AND CLAMSHHELL SKU


STUFF THESE FOR KEYBOARD LOCK BUTTON




STUFF THESE FOR KEYBOARD POWER BUTTON

Convertible	R246,R248,SW3 STUFF ; R247,R249 NC
Clamshell	R247,R249 STUFF ; R246,R248,SW3 NC



(LDS)



EDP2-EDP3 DOES NOT NEED TO ROUTE TO CONNECTOR



EDP + MIC + SENSOR + CAMERA CONNECTOR

LID ACCEL-CORAL
(ACS)

I2C MODE: (SET BY NCS TIE TO VDDIO)
I2C 8bit ADDRESS: 0X3E (SDO_ADDR = VDDIO)
I2C MAX SPEED = 3.4MHZ


WFC CAMERA

(RCM)


WFC INTERFACE PINOUT TBD. PENDING CHANGE



(TSN)



(GRS)



IMU

MODE 2 (SLAVE TO EC, MASTER TO MAG)
I2C MODE: SET BY CS PIN TO HI
I2C ADDR: 7'0X68 (LSB SET BY SD0/SA0) -->8'0xd0h

(ACM)


0 ohm for BOM option

R30Q~R32Q place near to IMU U35



for AR Camera, IMU can be DNS, but R30Q,R31Q,R32Q need to be stuffed

(ECS)




MAGNETOMETER

SLAVE TO IMU SENSOR
I2C MODE: SET BY CS PIN TO HI
I2C ADDR: 0X1E

GMR SENSOR (RESERVED FOR ON BOARD SITUATION)


(GMR_MLB) For on board GMR



MAKE SURE TO CHECK THE POLARITY OF MAGNET TO ASSIGN THE PIN LID-OPEN AND TABLET-MODE
IF THE GMR SENSOR IS NOT PLACED ON THE MLB, PLEASE CAREFULLY PLAN THE PINOUT ON THE SUB-BOARD INTERFACE.

(UIF)





CHARGE/BATTERY LED



WIFI

CM TO CHOOSE CONNECTOR

(NGF)



U46,R38,D9,Q45,C113,C114,R34,R35,Q1,Q2 need to be stuffed for WiFi flexible design

(UTC1)

FOR USB-C PORT 0

TO MLB CONNECTOR


leave USB_C0_DISCHARGE/EN_USB_C0_5V_3A_ILIM
NC and keep components being stuffed for
debug purpose

WITH THE NX20P3483, THE VBUS DISCHARGE CAN BE SW CONTROL

USB_C0_PD_RST IS ACTIVE HIGH WITH 100K INTERNAL PD


BC 1.2 FOR THE TYPE-A PORT A0

(UBC1)





(UB31)

CM TO CHOOSE CONNECTOR




USB3.0 Type-A conn	11" ZBA/ZBB	1st	DFHS09FR780
		2nd	DFHS09FR790
	14" ZBC	1st	DFHS09FR937
		2nd	DFHS09FR936
	15" ZBD	1st	DFHS09FRB05
		2nd	DFHS09FRB06
		3rd	DFHS09FRB07

(UTC1)




ONLY TIME CCD_DISENGAGE_SBU IS HIGH WHEN CCD_MODE IS INACTIVE AN THERE IS POWER TO THE TCPC

0102_Q_Changed R3109 to a short pad



CAREFULLY PLACE THE FETS, AVOID LONG STUB


(UTC1)



PORT 0

PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR


(PUB1)



(SYP)


PP3300_A

UVLO 4.5V- IF VBAT IS 2S, THEN WATCH OUT.



PP5000_A


UVLO 5.4V - IF VBAT IS 2S, THEN WATCH OUT FOR VOLTAGE LOCK OUT FOR 1.8V



PP1800_RTC, PP1800_EC

PP1800_RTC CAN BE GENERATED BY A SEPARATE DC-DC R
CAN USE RT9078N-08GJ5 FOR LOWER COST


PP1800_EC CAN BE GENERATED BY A SEPARATE REGULATOR




$$V_{OUT} = (R1 + R2) / R2 * V_{SNS} \quad (0.8V)$$

CHOICES FOR THE REGULATORS CAN BE SUBSTITUE AFTER CONFIRM THE FUNCTIONALITY.

(DCD_FCM)




(DCD_TSN)




(DCD MMC)




(DCD_TPD)



(DCD_NGF)





(DCD_LDS)




(DCD_CRD)



(DCD)



(DCD_ACS)








(DCD MMC)




(DCD)




(INA)



HOLES (OTH)



POWER TEST PAD (OTH)



INTERSIL BUCK - BOOST CHARGER

INCREASE OR ADD POSCAPS IF AUDIBLE NOISE IS HEARD

RECOMMENDED VALUE
FROM DATASHEET

0515 Change QPN to CS-1001ZE00

RECOMMENDED VALUE
FROM DATASHEET

0515 Change QPN to CS-1001ZE00

REQUIRE HIGHER
OUTPUT CAPACITANCERATING
HIGH ENOUGH?0102_Q_removed R475,R479,R480,R481 used as 0 ohm in
EVT/DVT builds for layout optimization

C541 GND PIN SHOULD GOES TO PIN E1 AVSS OF U45

I2C ADDR : 0X12

FOR 0.476A ADAPTER CURRENT LIMIT
AND 733KHZ SWITCHING FREQUENCY:
2CELL : 93.1K
3CELL : 105K

0102_Q_Changed R424 to a short pad

CV: 12.6V
3S1P Battery


(DCD_THM)

GPIO for LTE


(MBB)

Coral sub board

- LTE_SAR_ODL has pullup to PP1800_DX_LTE
- LTE_OFF_ODL has pullup to PP1800_DX_LTE
- LTE_WAKE_L has pullup to PP1800_SOC_A, R773 still needs to be stuffed if sub board is not attached




LEVERAGING CORAL BOARD!




(SYS_THM)

Thermal Protector

Need fine tune
for thermal protect point
Note placement position
TEMP=76.3C



$$R_{set}(Kohm) = 0.0012T^*T - 0.9308T + 96.147$$



HYST=VCC for 10
degree Hys.
HYST=GND for 30
degree Hys.




Quanta Computer Inc.

PROJECT : ZBC_DROID_BLOB

Size	Document Number	Rev
	LTE,STEST	1A
Date:	Tuesday, November 05, 2019	Sheet 38 of 45


(UTC2)




MOTHER BOARD INTERFACE

 Quanta Computer Inc. PROJECT : ZBC_DROID_BLOB		
Size	Document Number	Rev
	CONNECTORS TO SUB BOARD	1A
Date	Tuesday, November 05, 2019	Sheet 39 of 45

AR CAMERA CONN (ACM)



DMIC CONN (MIC2)



PREFERRED DMIC CHANNEL CONFIG
INTERFACE 1: STRAP MIC TO LEFT=CHANNEL 0
INTERFACE 2: STRAP MIC TO RIGHT=CHANNEL 3

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

 Quanta Computer Inc. PROJECT : ZBC_DROID_BLOBS		Rev
		1A
Size	Document Number	
	Blank	
Date:	Tuesday, November 05, 2019	Sheet 41 of 45

WWW.LAPTOP-SCHEMATICS.COM


WWW.LAPTOP-SCHEMATICS.COM


WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

WWW.LAPTOP-SCHEMATICS.COM

		Quanta Computer Inc.	
		PROJECT : ZBC_DROID_BLOBS	
Size	Document Number	Rev	
	Blank	1A	
Date: Tuesday, November 05, 2019		Sheet	42 of 45





GPIO #	Bump Name	Voltage	Bootstrap Termination	Default Termination	Bootstrap Purpose	Bootstrap Usage	Bootstrap	Octopus Signal Name
GPIO_27	GPIO_27	1.8V	20K PU	20K PD	eMMC as boot Source 20K PU internal	1 = enable (default) 0 = disable	eMMC Boot	DBG_PTI_DATA_16
GPIO_28	GPIO_28	1.8V	20K PU	20K PD	SPI as boot Source 20K PU internal	1 = enable (default) 0 = disable	SPI Boot	DBG_PTI_DATA_17
GPIO_42	GP_INTD_DS1_TE1	1.8V	20K PD	20K PD	Flash Descriptor Override for SPI security features	1 = Override 0 = No Override (default)	Flash Descriptor	TP_WIFI_RST_N, TP135
GPIO_43	GP_INTD_DS1_TE2	1.8V	20K PU	20K PD	RSVD	1 = Disable (default) 0 = Do Not Use	RSVD	GP_INTD_DS1_TE2
GPIO_44	USB_OC0_B	1.8V	20K PD	20K PU	RVSD	1 = Do Not Use 0 = disable (default)	RSVD	USB_A_OC_ODL
GPIO_45	USB_OC1_B	1.8V	20K PD	20K PU	Top Swap Override. Have core look for BIOS code in SPI ROM	1 = Enable 0 = disable (default)	Top Swap	USB_C_OC_ODL
GPIO_61	LPSS_UART0_TXD	1.8V	20K PD	20K PU	TXE to bypass ROM in SoC and go to patch space	1 = enable bypass 0 = disable (default)	TXE ROM Bypass	PCHTX_MIP160RX_UART
GPIO_62	LPSS_UART0_RTS	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = disable (default)	RSVD	stest_INT_L
GPIO_65	LPSS_UART2_TXD	1.8V	20K PD	20K PU	TXE to perform DnX for new FW Image over USB.	1 = Force DnX 0 = Do Not Force (default)	DnX FW Load	PCHTX_UART2
GPIO_66	LPSS_UART2_RTS	1.8V	20K PD	20K PU	LPC Boot BIOS strap	1 = LPC Boot 0 = No LPC Boot (default)	LPC Boot	LTE_OFF_ODL
GPIO_79	LPSS_SPI_0_CLK	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	H1_SLAVE_SPI_CLK_R
GPIO_80	LPSS_SPI_0_FSD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = No halt (default)	RSVD	H1_SLAVE_SPI_CS_L_R
GPIO_81	LPSS_SPI_0_FS1	1.8V	20K PU	20K PU	RSVD	1 = Disable (default) 0 = Do Not Use	RSVD	GPIO_81_DEBUG (Boot halt)
GPIO_83	LPSS_SPI_0_TXD	1.8V	20K PD	20K PD	Sets the LPC buffer to 1.8V or 3.3V mode	1 = 1.8V mode 0 = 3.3V mode (default)	LPC Voltage Select	H1_SLAVE_SPI_MOSI_R
GPIO_84	LPSS_SPI_2_CLK	1.8V	20K PU	20K PD	SPI Boot BIOS Strap	1 = Don't SPI Boot (default) 0 = SPI Boot Debug if Secure boot fuse is set to 0	SPI Boot Source	stest_SPI1_CLK_R
GPIO_85	LPSS_SPI_2_FSD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = disable (default)	RSVD	stest_SPI_CS_L_R
GPIO_86	LPSS_SPI_2_FS1	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = enable (default)	RSVD	stest_CNTRL
GPIO_87	LPSS_SPI_2_FS2	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	TP_PCH_GPIO_87_PD
GPIO_89	LPSS_SPI_2_TXD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	stest_SPI1_MOSI_R
GPIO_159	AVS_I2S0_SDI	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	I2S0_PCH_RX
GPIO_163	AVS_I2S1_WS_SYN	1.8V	20K PD	20K PD	SMBus 3.3V/1.8V mode select	1 = 1.8V mode 0 = 3.3V mode (default)	Buffers 1.8V/3.3V	I2S_SFRM_5PKR
GPIO_164	AVS_I2S1_SDI	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	WLAN_PE_RST
GPIO_168	AVS_HDA_SDI	1.8V	20K PD	20K PD	PMU 3.3V/1.8V mode select	1 = 1.8V mode 0 = 3.3V mode (default)	PMU 1.8V/3.3V	I2S2_PCH_RX
GPIO_172	AVS_M_CLK_B1	1.8V	20K PD	20K PD	SMBus No Reboot. Handled by PMC	1 = Enable 0 = disable (default)	SMBus Reboot	DMIC_CLK2_R
GPIO_174	AVS_M_CLK_AB2	1.8V	20K PD	20K PD	VDD2 Voltage Select	1 = 1.24V 0 = 1.20V (default)	VDD2 Voltage	(Open, TP_GPIO_174)
GPIO_175	AVS_M_DATA_2	1.8V	20K PD	20K PD	eSPI vs. LPC	1 = eSPI mode 0 = LPC mode (default)	eSPI/LPC mode	DMIC_CAM2_DATA
GPIO_177	SMB_CLK	1.8V/3.3V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	(Open, TP160)
GPIO_191	CNV_BRI_DT	1.8V	20K PD	None	eSPI Flash Sharing Mode. Set to 0 if GPIO_175 is set to 0	1 = Slave attached Share 0 = Master attached (default)	Flash Sharing	CNVI_BRI_DT_R
GPIO_192	CNV_BRI_RSP	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_BRI_RSP
GPIO_193	CNV_RGI_DT	1.8V	20K PU	None	RSVD	1 = Normal Operation 0 = Do not use	RSVD	CNVI_RGI_DT_R
GPIO_194	CNV_RGI_RSP	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_RGI_RSP
GPIO_195	CNV_RF_RESET_B	1.8V	20K PD	None	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_RF_RESET_L
GPIO_196	XTAL_CLKREQ	1.8V	20K PD	None	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	(Not available)