



SCH: 650-01771-03-SCH
ASSY:650-01771-03
PCB: 651-01771-03

SHEET NO.	SHEET NAME
1	TABLE OF CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	USB TYPE-C BLOCK DIAGRAM
4	POWER TREE
5	I2C MAP
6	SOC DRAM I/F
7	SOC EDP/MIPI/DDI
8	SOC PCIE/USB/SATA
9	SOC AUDIO/EMMC/LPC/SPI
10	SOC I2C/CNVI/UART/SPI
11	SOC PMU/RTC/SVID/THERMAL/MISC
12	SOC JTAG/GPIO/ITP
13	SOC GROUND
14	SOC POWER
15	SOC DECOUPLING
16	MEMORY CH 00/01 LPDDR4
17	MEMORY CH 10/11 LPDDR4
18	EC-NUVOTON
19	SPI ROM
20	MIPI60 DEBUG HEADER
21	H1 SECURE MICROCONTROLLER
22	SERVO
23	eMMC/SD
24	AUDIO
25	KB, TP, PEN
26	LID: eDP, CAM, TOUCH, SENSOR
27	SENSOR: COMPASS, GYRO
28	WIFI/BT CONNECTOR
29	USB C TCPC/MUX
30	USB A CONNECTIONS (MLB)


[illegible]

Apr, 24, 2018







Power Tree




Master	Port	Net Name	Slave Device(S)	Speed
EC	I2C0 0	EC I2C BATTERY 3V3	BATTERY (TBD)	100KHZ
EC	I2C1 0	EC I2C USB C0 MUX	ANX7447, NX20P3483 <i>Check subboard</i>	100KHZ
EC	I2C2 0	EC I2C USB C1 MUX		100KHZ
EC	I2C3 0	EC I2C EEPROM SCL	M34E02	100KHZ
EC	I2C4 1	EC I2C CHARGER 3V3	ISL9238B	100KHZ
EC	I2C5 0	-		
EC	I2C7 0	EC I2C SENSOR U	LSM6DS3TR, LIS2MDLTR	400KHZ
AP	LPSS I2C0	PCH I2C PEN	STYLUS (TBD)	400KHZ
AP	LPSS I2C1	PCH I2C P SENSOR	TBD	100KHZ
AP	LPSS I2C2	-		
AP	LPSS I2C3	DBG PCH I2C	TBD	TBD
AP	LPSS I2C4	PCH I2C H1	H1 (not used)	100KHZ
AP	LPSS I2C5	PCH I2C AUDIO	DA7219	100KHZ
AP	LPSS I2C6	PCH I2C TRACKPAD	TRACKPAD (TBD)	100KHZ
AP	LPSS I2C7	PCH I2C TOUCHSCREEN	TOUCHSCREEN (TBD)	100KHZ
AP	PMC I2C	PCH PMIC I2C	RT5077A	100KHZ




[illegible]

Vinafix




(CPU)




Gemini lake (EMMC/LPC/I2C/GPIO/HDA)

(CPU)



(MIC)



(CPU)

TO-EC


SPEAKER AMP

HEADPHONE

DMIC'S

PP1800_SOC_A

TEST POINTS ON EMMC CLOSE TO SOC





LPC set 3.3V

native SD card support dropped













TO-EC


TO-FLASH





DRAM Part Number	RAM ID	Memory	Rank Density	Dual Rank
MT53B256M32D1NP-053	0 (0000)	4GB	8Gb	N
H9HCNNNNKUMLHR-NME	0 (0000)	4GB	8Gb	N
K4F8E304HB-MGCJ	0 (0000)	4GB	8Gb	N
MT53E12M32D2NP-046	1 (0001)	8GB	16Gb	N
K4F8E304HB-MGCJ	1 (0001)	8GB	16Gb	N
MT53B12M32D2NP-062	2 (0010)	8GB	8Gb	Y
H9HCNNNNKUMLHR-NME	2 (0010)	8GB	8Gb	Y
K4F8E304HB-MGCJ	2 (0010)	8GB	8Gb	Y








 Quanta Computer Inc. PROJECT : ZAK_ZAN_ZAP_ZAQ		
Size	Document Number	Rev
	SOC JTAG/GPIO/ITP	1A
Date:	Wednesday, January 09, 2019	Sheet 12 of 45

(CPU)

GLK ULT (GND)




Gemini (POWER)




(CPU)
PPVAR_VNN





DECOUPLING VALUES AND NUMBER BASED ON THE REFERENCE DOC







PPVAR_VNN: 5 X 1uF_0402_6.3V, 4 X 22uF_0603_6.3V



PPVAR_VCCGI: 12 X 1uF_0402_6.3V, 8 X 22uF_0603_6.3V, 2 X 0.1uF_0402_16V





VDDQI: 1uF_0402x8, 22uF_0603 x10, 0.1uF_0402x4





PP1200_SOC_A: 1uF_0402x9, 22uF_0603 x7


PP1800_SOC_A: 1uF_0402x4, 22uF_0603 x1




PP3300_SOC_A: 1uF_0402x8, 22uF_0603 x2










ADC CIRCUIT OR MONITORING VBUS IS OPTIONAL AND PARTNERS CAN CHOOSE TO USE OR NOT

R40Q/R41Q	R42Q/R43Q	VOLTAGE	LEVEL
51.1 KOHM	2	0.124 V	1
51.1 KOHM	4.7	0.278 V	2
51.1 KOHM	8.2	0.456 V	3
51.1 KOHM	12.4	0.644 V	4
51.1 KOHM	15.8	0.860 V	5
51.1 KOHM	22	0.993 V	6
51.1 KOHM	27.4	1.152 V	7
51.1 KOHM	33	1.438 V	8
51.1 KOHM	40.2	1.453 V	9
10 KOHM	10	1.650 V	10
10 KOHM	15.4	2.827 V	11
10 KOHM	18	2.121 V	12
10 KOHM	22	2.269 V	13
10 KOHM	33.4	2.450 V	14
10 KOHM	47	2.721 V	16


PCH SPI FLASH (CPU)

- (9) PCH_SPI_MOSI
- (9) PCH_SPI_MISO_R
- (9) PCH_SPI_CS0_L
- (9) PCH_SPI_CLK
- (21,22) SERVO_PCH_SPI_MOSI
- (21,22) SERVO_PCH_SPI_MISO
- (21,22) SERVO_PCH_SPI_CS_L
- (21,22) SERVO_PCH_SPI_CLK



(KBC)

SKU EEPROM




(H1C)

KEEP NEAR TPM/SPI ROM TO MINIMIZE SPI STUBS
 PLACE SUBROUTINES NEAR CIPHER




PLACE TERMINATION NEAR DIVIDE

- | | | | | |
|------|---------------------|------|---------|---------------------|
| (10) | H1_SLAVE_SPI_MOSI_R | R782 | 33.5% 2 | H1_SLAVE_SPI_MOSI |
| (10) | H1_SLAVE_SPI_CLK_R | R792 | 33.5% 2 | H1_SLAVE_SPI_CLK |
| (10) | H1_SLAVE_SPI_CS_L_R | R793 | 33.5% 2 | H1_SLAVE_SPI_CS_L |
| (10) | H1_SLAVE_SPI_MISO | R794 | 33.5% 2 | H1_SLAVE_SPI_MISO_R |




FOR EC FLASH PROGRAMMING

- | | | | |
|-------------|------|---------|--------------------|
| H1_SPI_CS_L | R417 | 33 5% 2 | SERVO_PCH_SPI_CS_L |
| H1_SPI_MISO | R409 | 33 5% 2 | SERVO_PCH_SPI_MISO |
| H1_SPI_MOSI | R410 | 33 5% 2 | SERVO_PCH_SPI_MOSI |
| H1_SPI_CLK | R413 | 33 5% 2 | SERVO_PCH_SPI_CLK |



(GOG)




SERVO HEADER

(H1C)

POWER FOR FLASHING EC THROUGH SERVO

CAN REMOVE U44, U26, Q77, C578, C579, R128, R47, R138 R519 IF J1 IS DNS




CAN REMOVE Q68, Q69 IF J1 IS DNS




32 GB EMMC STORAGE

150 UA SLEEP CURRENT




(CRD)

MICRO SD CARD




(AMP)




LEFT CHANNEL = SHORT (OR 2K FOR SAFETY) TO 1.8V
GAIN_SLOT: 100K TO GND = 15 DB GAIN
GAIN_SLOT: 0 TO GND = 12 DB GAIN
GAIN_SLOT: UNCONNECTED = 9 DB GAIN
GAIN_SLOT: 0 TO VDD = 6 DB GAIN
GAIN_SLOT: 100K TO VDD = 3 DB GAIN

RIGHT CHANNEL




RIGHT CHANNEL = 69.8K TO 1.8V
GAIN_SLOT: GND = 12 DB GAIN

(ADO)




(THM)



Note for placement, it needs to be placed near CPU requested by thermal team

CSP PACKAGE, BUT CAN BE ROUTED ON TYPE-3
<10UA IN DEEP SLEEP


(AMP)



I2C ADDRESSES:
0X18
0X19
0X1A (DEFAULT)
0X1B

(ADO)

5K TO FILTER LEFT IF NOT ISOLATED




CHANGED MIC SERIES CAPS TO 1UF TO MATCH 10HZ 3DB
FREQUENCY RECOMMENDED IN THE DA7219 DATASHEET

THE TWO SENSE SIGNALS NEED TO BE CLOSE TO THE JACK CONNECTOR
ROUTE HP_RING2 AND HP_RING2_SENSE TOGETHER (TREAT AS DIFF PAIR EXCEPT NO NEED FOR IMPEDANCE CONTROL
THE SAME APPLIES TO HP_SLEEVE AND HP_SLEEVE_SENSE SIGNALS
ROUTE HP_RING2, HP_RING2_SENSE, HP_SLEEVE, HP_SLEEVE_SENSE BETWEEN HP_LEFT AND HP_RIGHT WHERE POSSIBLE


(PEN)

PEN/STYLUS CONNECTOR

PEN 7-BIT I2C ADDRESS = 0X09
~ 100 MA



STUFF R5148,R5159,R5157,R5158 DEFAULT
IF LEAKAGE FOUND, STUFF Q835,Q837,R514,R515
AND DEPOP R5157,R5158,R5148,R5159




PEN_EJECT FOR GARAGED STYLUS. IT WILL BE A WAKE SOURCE

(KBC)

KEYBOARD

CM TO CHOOSE CONNECTOR- THIS ONE WILL SUPPORT THE KEYPAD SO THE PINOUT MAY NEED TO CHANGE



THE PURPOSE OF THIS CIRCUIT
IS TO ALLOW A SINGLE KEYBOARD
MATRIX FOR BOTH A CONVERTIBLE
AND CLAMSHELL SKU


[illegible]

STUFF THESE FOR KEYBOARD POWER BUTTON

Convertible	R246,R248,SW3 STUFF ; R247,R249 NC
Clamshell	R247,R249 STUFF ; R246,R248,SW3 NC

(KBL

(KBL




KEYBOARD BACKLIGHT CONN
IF=0.2A, VF=0.3~0.35V @IF=20~40mA

TRACKPAD CONNECTOR


CM TO CHOOSE CONNECTOR

(TPD)




AVOIDS ANY LEAKAGE WITHOUT SOFTWARE EFFORTS

(LDS)




LID ACCEL-CORAL (ACS)




I2C MODE: (SET BY NCS TIE TO VDDIO)
I2C 8bit ADDRESS: 0X3E (SDO_ADDR = VDDIO)
I2C MAX SPEED = 3.4MHZ

EDP2-EDP3 DOES NOT NEED TO ROUTE TO CONNECTOR




EDP + MIC + SENSOR + CAMERA CONNECTOR




WFC CAMERA

(FCM)


WFC INTERFACE PINOUT TBD. PENDING CHANGE



(TSN)



(GRS)



IMU

MODE 2 (SLAVE TO EC, MASTER TO MAG)
I2C MODE: SET BY CS PIN TO HI
I2C ADDR: 7'0X68 (LSB SET BY SD0/SA0) -->8'0XD0h

(ACM)

0 ohm for BOM option


R30Q~R32Q place near to IMU U35

EC I2C SENSOR U_SCL R30Q ACM@0.5% 2
EC I2C SENSOR U_SDA R31Q ACM@0.5% 2
BASE SIXAXIS_INT_L R32Q ACM@0.5% 2

EC I2C SENSOR U_SCL_WFC (40)
EC I2C SENSOR U_SDA_WFC (40)
BASE SIXAXIS_INT_L_WFC (40)

for AR Camera, IMU can be DNS, but R30Q,R31Q,R32Q need to be stuffed

(ECS)




MAGNETOMETER

SLAVE TO IMU SENSOR
I2C MODE: SET BY CS PIN TO HI
I2C ADDR: 0X1E

GMR SENSOR (RESERVED FOR ON BOARD SITUATION)


(GMR_MLB) For on board GMR




MAKE SURE TO CHECK THE POLARITY OF MAGNET TO ASSIGN THE PIN LID-OPEN AND TABLET-MODE
IF THE GMR SENSOR IS NOT PLACED ON THE MLB, PLEASE CAREFULLY PLAN THE PINOUT ON THE SUB-BOARD INTERFACE.

(UIF)

CHARGE/BATTERY LED



(NGF)



U46,R38,D9,Q45,C113,C114,R34,R35,Q1,Q2 need to be stuffed for WiFi flexible design

(UTC1)

FOR USB-C PORT 0

TO MLB CONNECTOR


leave USB_C0_DISCHARGE/EN_USB_C0_5V_3A_ILIM
IC and keep components being stuffed for
debug purpose

WITH THE NX20P3483, THE VBUS DISCHARGE CAN BE SW CONTROL

USB_C0_PD_RST IS ACTIVE HIGH WITH 100K INTERNAL PD


BC 1.2 FOR THE TYPE-A PORT A0

(UBC1)




(UB31)

CM TO CHOOSE CONNECTOR



(UTC1)





(PUB1)

PORT 0

PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR

TYPE-C CONN






(SYP)

PP3300_A

UVLO 4.5V- IF VBAT IS 2S, THEN WATCH OUT.


34



(SYP)

PP5000_A

UVLO 5.4V - IF VBAT IS 2S, THEN WATCH OUT FOR VOLTAGE LOCK OUT FOR 1.8V




PP1800_RTC, PP1800_EC


PP1800_RTC CAN BE GENERATED BY A SEPARATE DC-DC R
CAN USE RT9078N-08GJ5 FOR LOWER COST

PP1800_EC CAN BE GENERATED BY A SEPARATE REGULATOR





(OCD)





$$VOUT = (R1 + R2) / R2 * VSNS (0.8V)$$



```
G_I2C_SCL
G_I2C_SDA
```



HOLE2
*H-ZHT-2



INTERSIL BUCK - BOOST CHARGER

INCREASE OR ADD POSCAPS IF AUDIBLE NOISE IS HEARD

RECOMMENDED VALUE
FROM DATASHEET

RECOMMENDED VALUE
FROM DATASHEET

REQUIRE HIGHER
OUTPUT CAPACITANCE

0102_Q_removed R475,R476,R477 used as 0 ohm 2%
EVT/DVT builds for layout optimization

BATGONE LOW
INDICATES
BATTERY PRESENT

FOR 0.476A ADAPTER CURRENT LIMIT
AND 733KHz SWITCHING FREQUENCY:
2CELL : 93.1K
3CELL : 105K

I2C ADDR : 0X12


CV: 12.6V
3S1P Battery

GPIO for LTE


(MBB)

Coral sub board

- LTE_SAR_ODL has pullup to PP1800_DX_LTE
- LTE_OFF_ODL has pullup to PP1800_DX_LTE
- LTE_WAKE_L has pullup to PP1800_SOC_A, R773 still needs to be stuffed if sub board is not attached




LEVERAGING CORAL BOARD!



P-SENSOR


(PXS)




(SYS_THM)

Thermal Protector

Need fine tune
for thermal protect point
Note placement position
TEMP=76.3C



$$R_{set}(Kohm) = 0.00125 * T - 0.9308T + 96.147$$



HYST=VCC for 10 degree Hys.
HYST=GND for 30 degree Hys.




Quanta Computer Inc.


PROJECT : ZAK_ZAN_ZAP_ZAQ

Size	Document Number	Rev
	LTE\$TEST	1A
Date:	Wednesday, January 09, 2019	Sheet 38 of 45


(UTC2)



EC_GPIO1,2 CAN BE USED FOR CONNECTING THE GMR SENSOR ON THE SUB-BOARD
OR IT CAN BE USED TO CONNECT AN SPARE EC GPIO PINS FOR ADDITIONAL CONTROL FROM EC




PULL-DOWN RESISTORS TO AVOID
FLOATING INPUT W/O SUB-BOARD



CC1, CC2 ARE FOR BIP INTERFACE


SUB_GPIO_ADC GOES TO AN ADC PIN OF EC WITH STUFFING OPTIONS
THE PIN CAN BE USED FOR VBUS DETECT OR FOR BOARD ID DETECT, OR USE AS A GENERAL GPIO FROM EC

SELECT PER SEL SI TEAM
CM TO ADJUST PINOUT/PIN COUNT




SELECT PER SEL SI TEAM


MOTHER BOARD INTERFACE



AR CAMERA CONN (ACM)




DMIC CONN (MIC2)



PREFERRED DMIC CHANNEL CONFIG
INTERFACE 1: STRAP MIC TO LEFT=CHANNEL 0
INTERFACE 2: STRAP MIC TO RIGHT=CHANNEL 3

Quanta Confidential

Quanta Confidential



GPIO #	Bump Name	Voltage	Bootstrap Termination	Default Termination	Bootstrap Purpose	Bootstrap Usage	Bootstrap	Octopus Signal Name
GPIO_27	GPIO_27	1.8V	20K PU	20K PD	eMMC as boot Source 20K PU internal	1 = enable (default) 0 = disable	eMMC Boot	DBG_PTI_DATA_16
GPIO_28	GPIO_28	1.8V	20K PU	20K PD	SPI as boot Source 20K PU internal	1 = enable (default) 0 = disable	SPI Boot	DBG_PTI_DATA_17
GPIO_42	GP_INTD_DS1_TE1	1.8V	20K PD	20K PD	Flash Descriptor Override for SPI security features	1 = Override 0 = No Override (default)	Flash Descriptor	TP_WIFI_RST_N_TP135
GPIO_43	GP_INTD_DS1_TE2	1.8V	20K PU	20K PD	RSVD	1 = Disable (default) 0 = Do Not Use	RSVD	GP_INTD_DS1_TE2
GPIO_44	USB_OC0_B	1.8V	20K PD	20K PU	RVSD	1 = Do Not Use 0 = disable (default)	RSVD	USB_A_OC_ODL
GPIO_45	USB_OC1_B	1.8V	20K PD	20K PU	Top Swap Override. Have core look for BIOS code in SPI ROM	1 = Enable 0 = disable (default)	Top Swap	USB_C_OC_ODL
GPIO_61	LPSS_UART0_TXD	1.8V	20K PD	20K PU	TXE to bypass ROM in SoC and go to patch space	1 = enable bypass 0 = disable (default)	TXE ROM Bypass	PCHTX_MIPISDRX_UART
GPIO_62	LPSS_UART0_RTS	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = disable (default)	RSVD	stest_INT_L
GPIO_65	LPSS_UART2_TXD	1.8V	20K PD	20K PU	TXE to perform DnX for new FW Image over USB.	1 = Force DnX 0 = Do Not Force (default)	DnX FW Load	PCHTX_UART2
GPIO_66	LPSS_UART2_RTS	1.8V	20K PD	20K PU	LPC Boot BIOS strap	1 = LPC Boot 0 = No LPC Boot (default)	LPC Boot	LTE_OFF_ODL
GPIO_79	LPSS_SPI_0_CLK	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	H1_SLAVE_SPI_CLK_R
GPIO_80	LPSS_SPI_0_FSD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = No halt (default)	RSVD	H1_SLAVE_SPI_CS_L_R
GPIO_81	LPSS_SPI_0_FS1	1.8V	20K PU	20K PU	RSVD	1 = Enable (default) 0 = Do Not Use	RSVD	GPIO_81_DEBUG (Boot halt)
GPIO_83	LPSS_SPI_0_TXD	1.8V	20K PD	20K PD	Sets the LPC buffer to 1.8V or 3.3V mode	1 = 1.8V mode 0 = 3.3V mode (default)	LPC Voltage Select	H1_SLAVE_SPI_MOSI_R
GPIO_84	LPSS_SPI_2_CLK	1.8V	20K PU	20K PD	SPI Boot BIOS Strap	1 = Don't SPI Boot (default) 0 = SPI Boot. Debug if Secure boot fuse is set to 0	SPI Boot Source	stest_SPI1_CLK_R
GPIO_85	LPSS_SPI_2_FSD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = disable (default)	RSVD	stest_SPI_CS_L_R
GPIO_86	LPSS_SPI_2_FS1	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = enable (default)	RSVD	stest_CNTRL
GPIO_87	LPSS_SPI_2_FS2	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	TP_PCH_GPIO_87_PD
GPIO_89	LPSS_SPI_2_TXD	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	stest_SPI1_MOSI_R
GPIO_159	AVS_I2S0_SDI	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	I2S0_PCH_RX
GPIO_163	AVS_I2S1_WS_SYN	1.8V	20K PD	20K PD	SMBus 3.3V/1.8V mode select	1 = 1.8V mode 0 = 3.3V mode (default)	Buffers 1.8V/3.3V	I2S_SFRM_5PKR
GPIO_164	AVS_I2S1_SDI	1.8V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	WLAN_PE_RST
GPIO_168	AVS_HDA_SDI	1.8V	20K PD	20K PD	PMU 3.3V/1.8V mode select	1 = 1.8V mode 0 = 3.3V mode (default)	PMU 1.8V/3.3V	I2S2_PCH_RX
GPIO_172	AVS_M_CLK_B1	1.8V	20K PD	20K PD	SMBus No Reboot. Handled by PMC	1 = Enable 0 = disable (default)	SMBus Reboot	DMIC_CLK2_R
GPIO_174	AVS_M_CLK_AB2	1.8V	20K PD	20K PD	VDD2 Voltage Select	1 = 1.24V 0 = 1.20V (default)	VDD2 Voltage	(Open, TP_GPIO_174)
GPIO_175	AVS_M_DATA_2	1.8V	20K PD	20K PD	eSPI vs. LPC	1 = eSPI mode 0 = LPC mode (default)	eSPI/LPC mode	DMIC_CAM2_DATA
GPIO_177	SMB_CLK	1.8V/3.3V	20K PD	20K PD	RSVD	1 = Do Not Use 0 = Default	RSVD	(Open, TP160)
GPIO_191	CNV_BRI_DT	1.8V	20K PD	None	eSPI Flash Sharing Mode. Set to 0 if GPIO_175 is set to 0	1 = Slave attached Share 0 = Master attached (default)	Flash Sharing	CNVI_BRI_DT_R
GPIO_192	CNV_BRI_RSP	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_BRI_RSP
GPIO_193	CNV_RGI_DT	1.8V	20K PD	None	RSVD	1 = Normal Operation 0 = Do not use	RSVD	CNVI_RGI_DT_R
GPIO_194	CNV_RGI_RSP	1.8V	20K PD	20K PU	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_RGI_RSP
GPIO_195	CNV_RF_RESET_B	1.8V	20K PD	None	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	CNVI_RF_RESET_L
GPIO_196	XTAL_CLKREQ	1.8V	20K PD	None	RSVD	1 = Do Not Use 0 = Normal Operation	RSVD	(Not available)