


A23 SHB ULT SYSTEM BLOCK DIAGRAM








Haswell ULT (DDR3L)


Haswell Processor (DDR3L)

03




[14] +VREF CA CPU
[14] +VREFDQ SA M3
[15] +VREFDQ SB M3


Haswell ULT (SIDE BAND)



DRAM COMP




XDP PU/PD



PU/PD of CPU



DRAMRST




Quanta Computer Inc.

PROJECT : A23

Size	Document Number	Rev.
C	Haswell 3/5 (SideBand)	1A
Date:	Friday, August 16, 2013	Sheet : 4 of 42

VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity




Haswell ULT (POWER)




A vertical line with points A, B, C, and D marked on it. Point A is at the bottom, followed by B, then C, and D at the top. A horizontal arrow points from the line to the right, passing through point C.




→







Pin Name	Strap description	Sampled	Configuration	note
GPIO81(SPKR)	No reboot on TCO Timer expiration	PWROK	0 = Default enable (IPD 20K) 1 = Disable No-Reboot mode	PP3300_PCH R642 *1KJ 4 SPKR [10,23]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default can program ME (IPD 20K) 1 = can't program ME	HDA_SDO_R R702 *10KJ 4 PCH_HDA_SDO [26]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1=Should be always pull-up	+3V_RTC R717 *330KJ 4 PCH_INTVRMEN R704 *330KJ 4
GPIO66	Top-Block Swap override		0 = Default disable (IPD 30K) 1 = Enable TBS function	PP3300_PCH R576 *1KJ 4 GPIO66 R577 *1KJ 4
GPIO86	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	PP3300_PCH R136 *1KJ 4 GPIO86 R129 *1KJ 4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality(IPD 20K) 1 = Default enable with confidentiality	PP3300_PCH_SUS R195 *8.2KJ 4 GPIO15 R189 *1KJ 4
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	[6,13] CFG4 R193 *1KJ 4
DSWVREN	Deep Sx well on the VR enable		1=Should be always pull-up	[7] DSWVREN R718 *330KJ 4 DSWVREN R706 *330KJ 4















Haswell ULT PCH (PCIe,USB3.0,USB2.0)




USB Overcurrent

**Haswell ULT PCH (CLOCK)**



0412 M0W-WW15 a 0.47uF cap between VccDSW3_3 and DcpSusByp is required if the 1.9A inrush current requirement cannot meet

Haswell ULT (GND)






<DDR>

BYTE2_16-23
BYTE3_24-31

BYTE5_56-63
BYTE5_40-47


BYTE0_0-7
BYTE1_8-15

BYTE4_32-39
BYTE6_48-55



Vendor	P/N
Hynix	AKD5JGST400
Elpida	AKD5JGST404

MicronMT41K256M16HA-12S/E/AKD5JGSTL02 for proto board



<DDR>

BYTE1_8-15

BYTE2_16-23

BYTE4_40-47


BYTE6_48-55

BYTE0_0-7

BYTE3_24-31


BYTE4_32-39

BYTE7_56-63



Place these Caps near each X16 Memory Down

Place these Caps near Memory Down CA & DQ pin



Mode Configure Table (Power On Latch)

MODE_CFG1(PW31)	MODE_CFG0(PW30)	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE

RTD2132S => R25, R20
RTD2132R => R28, R23

For EDP Only: stuff Resistor
For LVDS only stuff Cap

Default ROM mode

- [B] SMB_PCH_CLK_LVDS
- [B] SMB_PCH_DAT_LVDS

for bebug

- [B] R6180_0U_4
- [B] R6800_0U_4

use L80 mode at pin12
SW_LX and DP_VDDX_V12 routing IN3

Backlight Control

- [B] EC_BL_PWM
- [B] PCH_BL_PWM
- [B] DP_VFX

close U1

- [B] EC_BL_EN
- [B] PCH_BL_EN


Modify in PV stage (7/15)

LVDS Power

80 mile trace

Close to CN27

Debug Port




Quanta Computer Inc.

PROJECT : A23


Size	Document Number	Rev.
C	Debug	1A
Date:	Friday, August 16, 2013	Sheet : 17 of 42

Layout Notes:
Place decoupling CAPs close to
Connector


EMI (EMC)



HDMI DDC (HDM)



HDMI-detect (HDM)




Quanta Computer Inc.


PROJECT : A23

Size	Document Number	Rev.
C	HDMI	1A
Date:	Friday, August 16, 2013	Sheet : 18 of 42

pin	Type	Description
1	PRESENCE	This pin is grounded on the SSD. May be used by host to determine if slot is empty or populated
10	DAS#	Device Activity Signal
21	WWAN/SSDIND_N	This pin connect to Ground
38	Device Sleep Signal	If system didn't support DEVSLP, set DEVSLP Sleep Signal pin power high and keep (from power on), device will ignore. If system support DEVSLP, set DEVSLP Sleep Signal pin power low (from power on) device, device will support DEVSLP function. Device Sleep Signal H: SSD enter sleep model. Device Sleep Signal L: SSD exit sleep model.
53	REFCLKN	no connect on SSD
55	REFCLKP	no connect on SSD
56	MF61	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
58	MF62	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
68	SUSCLK	no connect on SSD
69	IFDET	This pin connect to Ground




Touch screen connector




- PP5000 [11,18,22,23,24,25,28,30,31,32,34]
- PP3300_PCH_SUS [7,8,9,10,11,13,25,29]
- PP3300_DX [8,16,18,21,22,23,25,26,29]

TPM (TPM)




LED(UIF)





PP3300_DSW [5,7,8,10,11,13,20,24,25,26,28,29,33]
PP3300_DX [8,16,18,20,22,23,25,26,29]

Thermal CPU Sensor




Thermal location sensor



USB 2.0 2A	+5V x2
	USBP7+
	USBP7-
	USB_OC3#
	USBON#
WWAN 3A	GND x 2
	+3V x 3
	USBP0+
	USBP0-
	RF_KILL#
CR 1A	PLTRST#
	LTE_DISABLE_L
	GND x 4
	+3V x 1
	USBP6+
	USBP6-
	GND x 1

Light sensor/Lid



CN31 check footprint /pin define

PP3300_DSW	PP3300_DSW	[5,7,8,10,11,13,20,21,24,25,26,28,29,33]
PP3300_RTC	PP3300_RTC	[8,11,23,25,26,27,28]
PP3300_DX	PP3300_DX	[8,16,18,20,21,23,25,26,29]
PP5000	PP5000	[11,18,20,23,24,25,28,30,31,32,34]
PP3300_PCH	PP3300_PCH	[2,7,8,9,10,11,13,20,25,29]
PP3300_PCH_SUS	PP3300_PCH_SUS	[7,8,9,10,11,13,20,25,29]
PP1050_PCH_SUS	PP1050_PCH_SUS	[8,11,13,31]




Quanta Computer Inc.

PROJECT : A23


Size	Document Number	Rev.
C	USB2.0/WWAN/CR/ALS/Thermal IC	1A
Date:	Friday, August 16, 2013	Sheet : 22 of 42

Codec(ADO)




Grounding circuit


PIN1, PIN4, PIN3, PIN6 are ANALOG




Internal Speaker




Power (+5V)






Mute(ADO)




HEADPHONE/Mic Combo Jack




double confirm if active high
USB_PWR_EN need check




HOLE(OTH)




Write-Protect Switch




20130611 DEL Slide SW.




RF Cap.



EMI Cap.





Cross Power Plan Cap.



K/B (KBC)


Check pin define 0321
DFFC30FR058
footprint 51510-03001-001-30p-1



KEYBOARD BACK LIGHT

Removed in PV stage (7/15)


HOLELESS RESET 2-CHIP





Connect to EC reset pin **CPU FAN1 (THM)** check with PWM signal is 3V or 5V ,if 3V can skip some circuit


Connect to GPIO on CPU with PU to GPIO power well

Connect to EC pin C5 (must be low when EC IN RESET)







PP5000
5 Volt +/- 5%
TDC : 3.08A
PEAK : 4.1A
OCp : 5A
Width : 125mil




OCP:5A

L(ripple current)
 $= (9-5) * 5 / (2.2u * 0.3M * 9)$
 $= 3.367A$
 $I_{ocp} = 5 - (3.367/2) = 3.316A$
 $V_{th} = (3.316A * 14m\Omega) + 1mV = 47.43mV$
 $R(lim) = (47.43mV * 8) / 10uA$
 $= 37.94K$

Low drop out LDO







PP3300_DSW
3.3 Volt +/- 5%
TDC : 5.01A
PEAK : 6.68A
OCp : 8A
Width : 210mil



OCP:8A

L(ripple current)
 $= (9-3.3) * 3.3 / (2.2u * 0.355M * 9)$
 $= 2.676A$
 $I_{ocp} = 8 - (2.676/2) = 6.662A$
 $V_{th} = (6.662A * 14m\Omega) + 1mV = 94.27mV$
 $R(lim) = (94.27mV * 8) / 10uA$
 $= 75.41K$




Quanta Computer Inc.

PROJECT : A23


Size Custom	Document Number SYSTEM 5V/3V (TP51225)	Rev. 1A
Date:	Friday, August 16, 2013	Sheet : 29 of 42

+1.35V +/- 5%
Continue current:6A
Peak current:10A
OCF minimum:12A






Mode	Frequency	Discharge mode
47K	400K	non Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF












Battery Mode

Support Deep Sx







Model	Version	CHANGE LIST				
	1A	1. CN4.18 connect to PP3300_EC. (5/3) 2. U27 change part number to SLG4K4137. (5/3) 3. Reserve Q67 , R6419 , R6418 and add bypass (R6516 and R6517). (5/3) 4. Stuff R266 and reserve R80. (5/3) 5. Reserve PP3300_DX power and PP3300_DSW power to pull up EC_FAN_TACH. (5/3) 6. Reserve Q64, R730, and R729, and use R6519 to bypass Fan PWM. (5/3) 7. Change USB2.0 port: MB_USB3.0_A → USBP0, MB_USB3.0_B → USBP1, and WWAN → USBP4. (5/3) 8. LED1 change PN to BEWH0046Z00. (5/6) 9. Add test point on SPI ROM for ICT. (5/6) 10. Modify EC_SMB0_DATA/CLK to EC_SMB2_DATA/CLK. (5/7) 11. Modify footprint of Hole6, Hole7, Hole8, and Hole9. (5/7) 12. Quantity of USB3.0 Power switch IC change from two to one. (5/7) 13. USB2.0 port: OC# → USB2_OC_L, Power enable → USB2_PWR_EN. (5/7) 14. Reserve EC_SMB1_CLK / EC_SMB1_DATA for LVDS converter debug. (5/7) 15. Stuff R6508 and reserve U6 because of LVDS power controlling from RTD2132. (5/7) 16. Stuff R6498 because of Blacklight ON controlling from RTD2132. (5/7) 17. Reserve U8 for LVDS converter debug. (5/7) 18. Remove R6414 (HDMI does not connect to LCDVCC). (5/7) 19. Remove D26 and PCBEEP_EC path. (5/7) 20. Stuff Q68, R280, and R279 for LVDS converter debug. (5/7) 21. Reserve PP1350_VREF to Vref_CA and Vref_DQ of DDR3L. (5/8) 22. R229 modify PN to CS31202FB15 (12K ohm +/-1%). (5/8) 23. C348 modify to 22uF (Realtek FAE recommend). (5/8) 24. Change PN and footprint of CN18 (MINIPCI Connector). (5/8) 25. Change PN of U28 (TPM IC). (5/8) 26. Change U5009 (thermal IC) to G708. (5/9) 27. KB_LED_EN connect to U5007.N12 (EC), and reserve 0 ohm. (5/9) 28. PWR_LED# connect to U5007.A6 (EC), and reserve 0 ohm. (5/9) 29. CN18 (MINIPCI CONN) add debug port signal. (5/9) 30. PP3300_EC add one 22uF cap. (5/9) 31. C259 change from 10uF to 22 uF. (5/9) 32. VIN add four 0.1uF/25V cap. (EC11, EC12, EC13, EC14). (5/9) 33. Audio +5V add one AZ2015-01H. (5/9) 34. Power circuit update. (5/9) 35. Audio codec confirm OK. (5/10) 36. Modify PN and footprint of connectors and key part IC by Dick' confirmation. (5/10) 37. C782 change to 220uF_3528. (5/10) 38. SPI_WP_ME connect to CN27.13 (LVDS connector), and reserve 0 ohm. (5/10) 39. Modify footprint of Hole 2. (5/10) 40. Modify TP pin define. (5/10)				
DOC NO.	PROJECT MODEL :		APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
Quanta Computer Inc. PROJECT : A23						Size C Document Number Change list-1 Date: Friday, August 16, 2013 Rev. 1A Sheet : 38 of 42

Model	Version	CHANGE LIST										
	1A (DB)	80. Modify L33, L14, and L21 from 22uH to 0 ohm (R6546, R6547, and R6548) for Intel suggestion. (5/16) 81. Swap CN22.4 and CN22.6 for Intel suggestion. (5/16) 82. Add C5661~ C5665 for cross power plan cap. of VIN and PP3300_DSW. (5/16) 83. Un-stuff SW6 and R6511, and modify Hole5 to Write Protect function. (5/16) 84. R354 change from 100K ohm to 10K ohm, and reserve R6550 for Intel check list. (5/16) 85. CN28.69 connect to GND for SSD spec. (5/16) 86. C280 change to 1uF cap. and un-stuff C5650 for EC FAE suggestion. (5/16) 87. BAT_TEMP and D/C# add test point. (5/16) 88. R691 change from 120 ohm to 121 ohm for Intel suggestion. (5/17) 89. Remove EC16, EC22, EC23, EC25, EC26, EC32, EC38, EC39, C5663, and C5664 beacuse layout does not implement. (5/17) 90. Add R6551 and R6552 for I2C interface of touch screen. (5/17) 91. Change U27.6 from KB_COL02_SW to KB_COL03_SW, and Change U27.8 from KB_COL02 to KB_COL03. (5/17) 92. Reverse Pin define of Touch Pad. (5/17) 93. Add PAD1 and PAD2. (5/17) 94. Un-stuff C436, C434, C394, C703, C400, C374, and C438 for Intel suggestion. (5/17) 95. Modify R387 to 2.7 ohm, R345 to 5 ohm, and R474 to 5 ohm. (5/20) 96. Swap USB3 port 1 TX/RX signal for Layout. (5/20) 97. Reserve C5666 (0.1uF cap.) to GND on EC_FAN_TACH. (5/20) 98. Un-stuff R6494 and stuff R6495 for Intel suggestion. (5/20) 99. Un-stuff R428 and add R6553 (100k ohm) on U27.4. (5/20) 100. Power update. (5/20) 101. Add R6554 pull up to +1.05V_VCCST and 0.1 uF to GND. (5/20) 102. Stuff Intel XDP function. (5/23) 103. L1 and L5 change to 0 ohm. (5/23)										
	2A (SI)	104. L1 and L5 change to 0 ohm (0603), and stuff R362. (6/11) 105. Remove SW6. (6/13) 106. Power of CN1 are selected between PP3300_DSW and PP3300_PCH_SUS. (6/13) 107. Add PP3300_DSW for touch screen power. (6/13) 108. Modify R6419 and R6418 pull up to +VCC_TS. (6/13) 109. Stuff Q67, R6419, and R6418, un-stuff R6516 and R6517. (6/13) 110. CN32.9 and CN32.52 connect to PP1050_PCH_SUS. (6/13) 111. Stuff C203, C204, and C205 for Power suggection. (6/13) 112. Modify footprint of CN24. (6/13) 113. Power update. (6/13) 114. Change R6455 to pull up to PP3300_DX, and U17.41/U17.46 connect to +5VA. (6/17) 115. Un-stuff L16, stuff U5008, C1012, C346, and C345, and add L57 on Audio IC. (6/17) 116. Change footprint and pin define of CN5. (6/17) 117. Change C307 to 22pF, C311 to 18pF, C624 to 12pF, and C625 to 12pF for Crystal cap. (6/17) 118. Power update. (6/17)										
DOC NO.	PROJECT MODEL :		APPROVED BY:		DATE:							
	PART NUMBER:		DRAWING BY:		REVISOR:							
 Quanta Computer Inc. PROJECT : A23 <table><tr><td>Size C</td><td>Document Number Change list-1</td><td>Rev. 1A</td></tr><tr><td>Date: Friday, August 16, 2013</td><td>Sheet : 40</td><td>of 42</td></tr></table>							Size C	Document Number Change list-1	Rev. 1A	Date: Friday, August 16, 2013	Sheet : 40	of 42
Size C	Document Number Change list-1	Rev. 1A										
Date: Friday, August 16, 2013	Sheet : 40	of 42										

Model	Version	CHANGE LIST														
	2A (SI)	119. Change C193 and C299 to 0.22uF for fix AC Insert issue. (6/18) 120. Un-stuff PC128 and C567 for layout mistake. (6/18) 121. Stuff R6489, U6, R6423, and C22, un-stuff R6498, R6507, and R6508 for LVDS control. (6/18) 122. R6489, R6438, and R6498 change to 1k ohm. (6/20) Power change list: 123. Stuff PR47, PR85, PR75, PC116, PC128, PR240, PR256, PC129, PC130, and PC131, and un-stuff PR262, PR264, PQ32, and PR259. (6/20) 124. PU13 pin5 power source change from +5VS to PP5000_DSW. (6/20) 125. Delete PR139, PR244, and PR260. (6/20) 126. Change footprint of PJ1. (6/20) 127. PL6, PL7, PL10, PL12, PL14, PL19, PL20, PL22 change to 0 ohm. (6/20) 128. PL6, PL7, PL10, PL12, PL14, PL19, PL20, and PL22 change to short pad. (6/20) 129. PQ26 and PQ30 change from N-MOS to P-MOS. (6/20) 130. PC242 and PR247 Change from 100k_0402 to 4.7k_0402. (6/20) 131. Un-stuff R478, R479, R477, and R480. (6/21) 132. Change Value of L32, L12, L13, L34, L19, and L15 to DLP11SA900HL2. (6/21) 133. Stuff U5, R6453, and R88, un-stuff R6452 and R89. (6/21) 134. Reverse PD38. (6/21) 135. Modify PR101 from 69.8k ohm to 68.1k ohm for Loadline, and PR105 from 23.7k ohm to 23.2k ohm for Iout. (6/24)														
	3A (PV)	136. Add R6558, R6559, R6560, R6561, and R6562 for current leakage debug. (7/9) 137. Change R6489, R6438, and R6498 to 0 ohm, and add R6563 on BL_ON curcuit. (7/9) 138. Add PCH_RSMRST_L to connect to CN32.50. (7/9) 139. Add R6565 pull up to PP3300_DSW, and D49 on LID curcuit. (7/9) 140. Un-stuff CN11 and CN22. (7/9) Power change list: 141. Change PN of PJ1 from DFHD11MS013 to DFHD11MS014. (7/12) 142. Rotate the direction of PD38. (7/12) 143. Un-stuff PD27, PD28, PC218, PC219, PC220, PC221, PR221, PR222 for BAT_LED control from P-MOS. (7/12) 144. PC151 change from CH6101KEA00 to CH61001KA94, PL11 change from CV+82D0MZ04 to CV+8213MZ00, PQ16 change from BAM03S30000 to BAM36690000, and stuff PC104. (7/12) 145. R204 change to PP3300_PCH, and un-stuff R225 and R6531 for power leakage. (7/12) 146. Change material and circuit of U5008. (7/15) 147. Remove KB Light circuit. (7/15) 148. Add U5010 and its circuit for TouchPad power. (7/15) 149. Un-stuff R717, and stuff R704. (7/15) 150. C299 connect to LID_OPEN. (7/15) 151. Add R6572 (100k ohm) for U5008 enable pin, and R6573/R6574 for LVDS PWM. (7/15) 152. Un-stuff all Touch screen circuit. (7/15) 153. Change PL16 from 2.2uH to 1.0uH, and modify footprint of PJ1. (7/15)														
DOC NO.	PROJECT MODEL :		APPROVED BY:		DATE:					 Quanta Computer Inc. PROJECT : A23						
	PART NUMBER:		DRAWING BY:		REVISION:					<table><tr><td>Size C</td><td>Document Number Change list-1</td><td>Rev. 1A</td></tr><tr><td>Date: Friday, August 16, 2013</td><td>Sheet : 41</td><td>of 42</td></tr></table>		Size C	Document Number Change list-1	Rev. 1A	Date: Friday, August 16, 2013	Sheet : 41
Size C	Document Number Change list-1	Rev. 1A														
Date: Friday, August 16, 2013	Sheet : 41	of 42														
5		4		3		2		1								

Model	Version	CHANGE LIST										
	3A (PV)	154. Change footprint of Hole4. (7/16) 155. Change R6565 pull up from PP3300_DSW to PP3300_EC. (7/16) 156. Change 0 ohm to short pad on R45,R69,R215,R236,R237,R274,R277,R288,R404,R513,R591,R639,R652,R653,R656,R596,R78,R86,R87,R6532,R173,R545,R587,R625 R641,R226,R265,R283,R295,R453,R425,R426,R432,R6421,R6430,R6440,R568,R582,R6400,R6403,R6404,R771,R773,R816,R6413. (7/17) Power change list: 157. Change PN of PU13 from AL081101001 to AL081101000. (7/17) 158. Un-stuff PU4, PC50, and PC51 for reserve PP3300_RTC. (7/17) 159. Un-stuff PU17,PQ19,PQ20,PQ18,PQ17,PD8,PR160,PR156,PR162,PR157,PR155,PR149,PR152,PR150,PR161,PC145,PC149 for reserve Thermal protection. (7/17) 160. Change PL8 and PL9 from 1.5uH to 2.2uH. (7/17) 161. Change C345 from 22uF (0805) to 10uF (0603). (7/17) 162. Change CN4 from DFHS50FS025 to DFHS50FS056. (7/17) 163. Change C782 from 150uF to 220uF for USB3.0 port Voltage drop. (7/18) 164. Stuff C45,C46,C222,C207,L36,C273,C357,C639,EC33,EC37,EC40,EC34,EC36,EC35, and un-stuff R725,R724 for RF suggestion. (7/18) 165. Stuff L56,L32,L34, and un-stuff R494,R495,R493,R492,R6467,R6468 for EMI suggestion. (7/18) Power change list: 166. Stuff EC3,EC5 for EMI suggestion, and stuff PC92,PC93,PC94 for RF suggestion. (7/18) 167. Change PJ1 from DFHD11MS014 to DFHD11MS013. (7/18) 168. Un-stuff PC128 and PC130 because height-limit . (7/18) 169. Change L12,L13,L15,L19,L32,L34,L36 from DC09004A014 to CX1HN900000. (7/19) 170. Stuff R717, and un-stuff R704 for Google suggestion. (7/23)										
	3B (MV)	171. Modify Net name of CN21.5. (8/13) 172. Add R6575 pull up to PP3300_DX. (8/13) 173. Stuff C5670. (8/13) 174. Reserve Q69, R6576, R6577, and R6578 for Audio codec FAE suggestion. (8/13) 175. R239,R353,R417,R433,R541,R546,R547,R548,R549,R552,R553,R570,R573,R6315,R6316,R6432,R6436,R6437R6519,R6558,R6559,R6560,R6561,R6562,R664,R719,R722, R757,R786,R813,L1,L38,L5,R107,R111,R158,R194,R197,R204,R212,R233,R234,R254,R337,R338,R373,R382,R411,R627,R6472,R6543R6544,R6556,R165,R170,R179,R190, R217,R270,R323,R559,R560,R6473,R6546,R6547,R6548,R732,R749 change from 0 ohm resistor to short pad. (8/13) 176. Modify M_A_A<9> connecting to R379, and M_A_A<3> connecting to R783. (8/14) 177. Modify M_A_DIM0_CK_DDR0_DP connecting to R769, and M_A_DIM0_CK_DDR0_DN connecting to R755. (8/14) 178. Footprint of Hole5 change to H-TC315BE315X315D106NP2. (8/15) Power change list: 179. PR70,PR77,PR73,PR81,PR48,PR44,PR171,PR173,PR174,PR175,PR265,PR87,PR92,PR84,PR91,PR118,PR121,PR125,PR126,PR127,PR129,PR130,PR110,PR114,PR166,PR141 change from 0 ohm resistor to short pad. (8/15) 180. PL18 change from CV-6825MZ00 to CV-6845MZ05 for change to common part. (8/15) 181. Un-staff CN4, and Hole13 change to floating. (8/16) 182. Remove R725,R724,R6467,R6468,L27,L29,R493,R492,L12,L13,R494,R495,L19,L15 for canceling colay of USB port. (8/16) 183. R99,R100,R101,R102,R56,R59,R60,R61,R65,R66,R544,R6521,R6495,R88,R90,R266 change from 0 ohm resitstor to short pad. (8/16)										
DOC NO.	PROJECT MODEL :		APPROVED BY:		DATE:							
	PART NUMBER:		DRAWING BY:		REVISON:							
						Quanta Computer Inc. PROJECT : A23 <table><tr><td>Size C</td><td>Document Number Change list-1</td><td>Rev. 1A</td></tr><tr><td>Date: Friday, August 16, 2013</td><td>Sheet : 42 of 42</td><td></td></tr></table>	Size C	Document Number Change list-1	Rev. 1A	Date: Friday, August 16, 2013	Sheet : 42 of 42	
Size C	Document Number Change list-1	Rev. 1A										
Date: Friday, August 16, 2013	Sheet : 42 of 42											