



SHEET NO.	SHEET NAME
1	TABLE OF CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER TREE
4	POWER SEQUENCING
5	I2C MAP
6	OTHER INFO
7	JSL+: MEMORY
8	JSL+: DISPLAY, CAMERA, I2C
9	JSL+: USB, PCIE, CNVI
10	JSL+: AUDIO, SD, EMMC, CNVI, CLOCKS
11	JSL+: ESPI, SPI
12	JSL+: POWER SEQUENCING
13	JSL+: STRAPS
14	JSL+: CPU AND PCH POWER
15	JSL+: POWER DECOUPLING
16	JSL+: GROUND, RESERVED
17	JSL+: DEBUG, MIPI60
18	LPDDR4X: CH A+B
19	LPDDR4X: CH C+D
20	WP, CBI EEPROM, SPI ROM
21	H1
22	C2D2
23	STORAGE: EMMC
24	AUDIO
25	KBD, BTNS, LEDS, TRACKPAD
26	SENSORS
27	LID: DISPLAY, CAMERA, SENSORS
28	WIFI, BT
29	EC
30	USB-A, SD

[illegible]


Dedede System Block Diagram (JSL+)





Dedede Main Board Power Block Diagram

V0.82
2020 Mar 18




Power Rail
Signal from PCH
Signal from Platform


Dedede Power Sequencing


Updated: 2/06/2020


Master	Port	Voltage Domain	Bus name	Bus Speed	Slave Device	7-bit Addr(s)	Int Priority	Note
AP (JSL+)	0	PP1800_A	AP_I2C_TP	400KHz	Trackpad	Project-specific	0	Trackpad
	1	PP3300_EMER_S0	AP_I2C_EMER	400KHz	SUBE-xxxxxMI	0x09	0	EMR pen
					HPDxxxx-920	?	0	EMR pen
	2	PP3300_TOUCH_S0	AP_I2C_TS	400KHz	Touchscreen	Project-specific	0	Touchscreen
					Panel	Project-specific	-	MIPI Panel
	3	PP1800_A	AP_I2C_CAMERA	400KHz	UFC	Project-specific	-	MIPI UFC
					WFC	Project-specific	-	MIPI WFC
	4	PP1800_A	AP_I2C_AUDIO	400KHz	ALC1015	0x28 (left), 0x29 (right)	-	Speakers
					ALC5682I	0x1A	0	Headphone
					DA7219	0x1A	0	Headphone
	5	TBD	AP_I2C_SUB	400KHz	TBD	-	-	Expansion

Master	Port	Voltage Domain	Bus name	Bus Speed	Slave Device	7-bit Addr(s)	Int Priority	Note
EC	IT8320: 0 NPCX796: 7	PP3300_G	EC_I2C_EEPROM	1MHz	AT24C02D, GT34C02B, N24C02	0x30 (PSWP), 0x50 (memory)	-	CBI EEPROM
					IT8320	0x35, 0x5A, 0x79	-	EC flash
					INA3221	0x40 ~ 0x43	-	INA
					INA231	0x44 ~ 0x4F	-	INA
	IT8320: 1 NPCX796: 5	PP3300_G	EC_I2C_BATTERY	100KHz	Smart battery	Pack-specific	-	Fuel gauge
	IT8320: 2 NPCX796: 0	PP1800_A	EC_I2C_SENSOR	400KHz	BMI160	0x68	-	Gyro/accel
					LSM6DS3TR	0x6A	-	Gyro/accel
					BMA253	0x18	-	Lid accel
					LIS2DE12	0x18	-	Lid accel
					KB backlight	Project-specific	-	KB backlight
					IMVP9	Project-specific	-	IMVP9
	IT8320: 5 NPCX796: 1	PP3300_G	EC_I2C_USB_C0	1MHz	SM5803	0x30, 0x31, 0x32	1	Charger
					SM5804	TBD	0	Charger+TCPC
					RAA489000	0x09 (+0x0C SMBus ARA)	1	Charger
					RAA489000	0x22	0	TCPC
					ANX3447	0x2C, 0x3F, 0x3D, 0x42, 0x39, 0x38	0	TCPC+MUX
					IT5205	0x48	-	MUX
					PI3USB31532	0x54	-	MUX
					PI3USB9201	0x5F	2	BC1.2
	IT8320: 4 NPCX796: 2	PP3300_G	EC_I2C_SUB_USB_C1	1MHz	SM5803	0x30, 0x31, 0x32	1	Charger
					SM5804	TBD	0	Charger+TCPC
					RAA489000	0x90 (+0x0C SMBus ARA)	1	Charger
					RAA489000	0x22	0	TCPC
					ANX3447	0x2C, 0x3F, 0x3D, 0x42, 0x39, 0x38	0	TCPC+MUX
					IT5205	0x48	-	MUX
					PI3USB31532	0x54	-	MUX
					PI3USB9201	0x5F	2	BC1.2
					TUSB544	0x44	-	Redriver
					NB7VPQ904M	0x19	-	Redriver
					PS8743	0x11	-	MUX+Redriver









CAD NOTE:

GUARD THE CRYSTAL INOUT WITH GROUND TRACE AS PER PDG ADDITIONAL GUIDELINES

DESIGN NOTE:



XTAL ESR = 30 OHM MAX, CL = 10PF, CO = 3PF, MAX DRIVE = 300UW





























ADJUSTMENTS TO CRYSTAL LOAD CAPACITANCE MAY BE NECESSARY




DESIGN NOTE:





REFER PDG ADDITIONAL GUIDELINES FOR CRYSTAL ROUTING





RSMRST_PWRGD_L DIODE IS NEEDED TO MEET TPLT19 TIMING PARAMETER:
10US MAX FROM RSMRST_PWRGD_L ASSERTION TO AP_RSMRST_L ASSERTION























CAD NOTE: DISTRIBUTE EVENLY, 4 FOR EACH DRAM



CAD NOTE: DISTRIBUTE EVENLY, 6 FOR EACH DRAM



CAD NOTE: DISTRIBUTE EVENLY, 4 FOR EACH DRAM




CAD NOTE: DISTRIBUTE EVENLY FOR EACH DRAM



CAD NOTE: DISTRIBUTE EVENLY, 1 FOR EACH DRAM




CAD NOTE: DISTRIBUTE EVENLY FOR EACH DRAM




[10] RAM_STRAP_3
[10] RAM_STRAP_2
[10] RAM_STRAP_1

STRAPS				MPN
3	2	1	0	
0	0	0	0	MT53E512M32D2NP-046 WT:E, K4U6E3S44AA-MGCR, H9HCNNBKMMLXR-NEE
0	0	0	1	MT53E1G32D2NP-046 WT:A
0	0	1	0	K4UBE3D44AA-MGCR
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	


RAM_STRAP_4: 0= SINGLE-CHANNEL, 1=DUAL-CHANNEL










TP6		UART_DBG_TX_AP_RX	[10,21]
TP7		UART_AP_TX_DBG_RX	[10,21]


<-THIS SIDE FACING TOWARD BOARD EDGE








PWR BTN	R98	R192	R191	R193	R99	R284
ON KBD	DNS	DNS	OR	OR	10K	DNS
ON MLB	OR	OR	DNS	DNS	10K	DNS
SUB_ANA	OR	OR	DNS	DNS	DNS	OR
SUB_DIG	OR	OR	DNS	DNS	10K	DNS







WORLD-FACING CAMERA

ADDRESS = 0X??

PLACEHOLDER/CONNECTOR DOESN'T MATCH ANYTHING



WORLD-FACING CAMERA INDICATOR




TO WORLD-FACING MIC MODULE






Thermal Protector


[OEM] BOM option





DISPLAY CONNECTOR GO HERE

PLACEHOLDER CONNECTOR











35A PEAK, 10A TDC
IL_SAT (2S) = 41.4A
IL_SAT (3S) = 41.9A
DCLL = 0.002 OHM




PP5000_U

PEAK CURRENT: 3.3A
IL_SAT (2S): 4.99A
IL_SAT (3S): 5.74A


IF USING BC1.2
PEAK CURRENT: 4A
IL_SAT (2S): 5.69A
IL_SAT (3S): 6.44A

FIXME: THIS SHOULD BE RENAMED TO PP5000_A ON FUTURE PLATFORMS




PP1800_A

PEAK CURRENT: 2.94A
IL_SAT (2S): 4.06A
IL_SAT (3S): 4.16A




PP3300_G

PEAK CURRENT: 4.06A
IL_SAT (2S): 6.47A
IL_SAT (3S): 6.96A




Z SLEEP STATE LOGIC

SUPER LOW POWER STATE WITH ONLY AP RTC ON. WAKES FROM PWR BTN, LID, USB-C EVENT






DETACH OR DISABLE BATTERY WHEN SWAPPING SUB-BOARDS



USB-A SS PINS ARE ALSO PCIE

DP PINS ARE ALSO HDMI



Data	Page	Item
6/9	7	DNS C314
6/9	22,29,21	With Nuvoton EC, U20 is not needed. Please delete U20 and rewire C2D2 port as is done on Waddledoo. Watch closely wiring on H1 (Balls H4, J2, H6, J6) and make sure 1M pulldowns are added to balls H6, J6, J1 of H1
6/9	29	This should only route from EC to CBI EEPROM and should *not* route to H1
6/9	39	Del J12.
6/9	29	Routes directly from Nuvoton EC to U1 (Please refer to Waddledoo schematic). UART_DBG_TX_EC_RX has a series resistor
6/9	29	stuff R202, C155
6/10	8	DNS R148 & R149 if not using HDMI
6/10	31	Vconn can be applied to USB CC1 and CC2 signals through the Renesas Charger; U39 is not needed and should be deleted
6/10	31	Add discrete ESD protection D2741 to USB_C0_USB2_L_P/N and disconnect from U8
6/11	9,30	Connect USB_A0_OC_ODL to U1JSL #CR27
6/11	29	Del TP81-TP85 and R27290
6/11	39	Swap J13 pin define for layout routing
6/12	18,19	Swap M_D_DQ_3_*,M_D_DQ_1_*,M_C_DQ_3_*,M_B_DQ_2_*,M_A_DQ_2_*,M_A_DQ_0_*,M_C_DQ_1_*,M_B_DQ_3_*,M_A_DQ_1_* for layout routing
6/12	28	Change WIFI to AX201 1216 soldered down module
6/15	8,9,27,38	Change UFC to USB2 I/F and combine with LCD connector include DMIC, add TP TP113, del R348,R350, W1
6/15	25,29	Del SW2 and SW3 due to vol up/down button place on USB/B, add TP114, TP115
6/15	27	Add thermal protect circuit
6/16	9,39	[USB A] "USB_A1_OC_ODL" that use 0 ohm connect to CPU JSP ball#CL30 for over current
6/16	28	Pins 36 & 37 (PERn0 and PERp0) each need a 0.1uF DC blocking cap for the PCIe lane.
6/16	19	Swap M_C_DQ_0_* for layout routing
6/23	27	Modify J24 pin define, add "ACCEL_INT_L" for G-sensor/B.
6/23	26	Add CN1 LED connector for WFC indicator
6/23	26	Del U29, add connector CN2 to GMR/B
6/23	25,39	Move PEN GARAGE connector to USB/B, combine PEN signal with To USB/B 20pin connector
6/23	26	Del U5, add connector CN3 to DMIC module
6/30	26,39	Move GMR circuit to USB/B
6/30	39	Add 20pin connector to USB/B
6/30	25,29	Del J19 (KB backlight), add TP117
6/30	8,27,38	Del J20 (EMR stylus), del R306, add TP118,TP119,TP120,TP121
7/1	24	Fix ALC1015 I2C address
7/1	39	Add note for R256
7/2	20	Update to 128Mbit flash
7/2	33	Add stuffing option for controlling VCCIN_EN with PG_VCCIO_EXT_OD Make PG_VCCIO_EXT_OD stuffing the default for VCCIN_EN Add D39 criteria: Vf<0.3V@33uA Updated D39 note: FOR FIVR VCCIO
7/2	34	Add diode to pull PG_DRAM_OD low by SLP_S3_L Remove R454 Move D40 to VCCIO page Add D40 criteria: Vf<0.4V@33uA Stuff R453 for PG_DRAM_OD control of VCCIO
7/2	32	Change VBUS threshold to 3.75V and add voltage protection (add Q1009/ R1001change from 43.2K to 47K) Add cap to PPVAR_USB_C0_VIN to reduce inrush (Add R1016 & C1035) Add placeholder filters for VBUS and VCONN inputs (Add C1036 & R1026) For 3S battery R227 change from 309 to 1.62K
7/3	31	Swap L1/L2/L3/L4 pin for layout routing
7/3	19	Update RAM ID table
7/6	30	Swap L7/L8 pin for layout routing
7/8	2	Update block diagram
7/8	34	L13 change to CMLB051H-1R0MS 5*5*1.8
7/9	18	DNS C4301
7/9	37	Stuff C402 for 3S
7/17	10,28	Refer to RVP, connect CNV_RF_RST_L from U1JSL CJ49 to CB24 Change C28012,C28013 to 0 ohm (R91327,R91328) ; DNS R422 ; add TP122,TP123
7/20	39	Modify J14 Pin1 &2 to GND
7/20	29,30,39	USB_A0_CHARGE_EN_L to EC GPIO37 ; USB_A1_CHARGE_EN_L to EC GPIOF3 ; EN_USB_A1_VBUS to EC GPIOF2
7/22	31	Swap L5 for layout routing
7/23	10	To use ball#CJ49 as CNV_RF_RST_L that same as WDoo/WDee
7/23	19	Modify RAM STRAP table
7/27	31	Swap D7/L1 pin for layout routing
7/29	32	Change Q2,Q1000 from AON7752 to AONR32314 due to AON7752 EOL
8/25	29,39	Correct net name EN_PP3300_PEN to EN_PP5000_PEN
8/25	20	Due to ITE8320 I/O structure, put in a push-pull inverter for EEPROM WP, this replaces Q29 and R313 DNS R58 and add tri-state buffer across R58 to prevent H1 startup glitch b/148294925
8/26	31	Change U6 from PI3USB31532ZLEX to PI3USB31532ZLCEX for soldering issue
8/27	20	Change U12 from AT24C02C-MAHM-T to GT34C02B-2UDLI-TR for shortage issue
9/1	24	Vendor suggest to add 0 ohm on I2C and EN pin for debug.

