




[illegible]

ZCA System Block Diagram







Power Sequencing

Updated: 6/06/2020




Quanta Computer Inc.
PROJECT : ZCA


Size Document Number **POWER SEQUENCING** Rev 1A
Date: Wednesday, February 17, 2021 Sheet 4 of 41


W


Master	Port	Voltage Domain	Bus name	Bus Speed	Slave Device	7-bit Addr(s)	Int Priority	Note
AP (JSL+)	0	PP1800_A	AP_I2C_TP	400KHz	Trackpad	Project-specific	0	Trackpad
	1	PP3300_EMR_S0	AP_I2C_EMR	400KHz	SUBE-xxxxxMI	0x09	0	EMR pen
					HPDxxxx-920	?	0	EMR pen
	2	PP3300_TOUCH_S0	AP_I2C_TS	400KHz	Touchscreen	Project-specific	0	Touchscreen
					Panel	Project-specific	-	MIPI Panel
	3	PP1800_A	AP_I2C_CAMERA	400KHz	UFC	Project-specific	-	MIPI UFC
					WFC	Project-specific	-	MIPI WFC
	4	PP1800_A	AP_I2C_AUDIO	400KHz	ALC1015	0x28 (left), 0x29 (right)	-	Speakers
					ALC5682I	0x1A	0	Headphone
					DA7219	0x1A	0	Headphone
	5	TBD	AP_I2C_SUB	400KHz	TBD	-	-	Expansion

Master	Port	Voltage Domain	Bus name	Bus Speed	Slave Device	7-bit Addr(s)	Int Priority	Note
EC	IT8320: 0 NPCX796: 7	PP3300_G	EC_I2C_EEPROM	1MHz	AT24C02D, GT34C02B, N24C02	0x30 (PSWP), 0x50 (memory)	-	CBI EEPROM
					IT8320	0x35, 0x5A, 0x79	-	EC flash
					INA3221	0x40 ~ 0x43	-	INA
					INA231	0x44 ~ 0x4F	-	INA
	IT8320: 1 NPCX796: 5	PP3300_G	EC_I2C_BATTERY	100KHz	Smart battery	Pack-specific	-	Fuel gauge
	IT8320: 2 NPCX796: 0	PP1800_A	EC_I2C_SENSOR	400KHz	BMI160	0x68	-	Gyro/accel
					LSM6DS3TR	0x6A	-	Gyro/accel
					BMA253	0x18	-	Lid accel
					LIS2DE12	0x18	-	Lid accel
					KB backlight	Project-specific	-	KB backlight
	IT8320: 5 NPCX796: 1	PP3300_G	EC_I2C_USB_C0	1MHz	IMVP9	Project-specific	-	IMVP9
					SM5803	0x30, 0x31, 0x32	1	Charger
					SM5804	TBD	0	Charger+TCPC
					RAA489000	0x09 (+0x0C SMBus ARA)	1	Charger
					RAA489000	0x22	0	TCPC
					ANX3447	0x2C, 0x3F, 0x3D, 0x42, 0x39, 0x38	0	TCPC+MUX
					IT5205	0x48	-	MUX
					PI3USB31532	0x54	-	MUX
	IT8320: 4 NPCX796: 2	PP3300_G	EC_I2C_SUB_USB_C1	1MHz	PI3USB9201	0x5F	2	BC1.2
					SM5803	0x30, 0x31, 0x32	1	Charger
					SM5804	TBD	0	Charger+TCPC
					RAA489000	0x90 (+0x0C SMBus ARA)	1	Charger
					RAA489000	0x22	0	TCPC
					ANX3447	0x2C, 0x3F, 0x3D, 0x42, 0x39, 0x38	0	TCPC+MUX
					IT5205	0x48	-	MUX
					PI3USB31532	0x54	-	MUX
					PI3USB9201	0x5F	2	BC1.2
					TUSB544	0x44	-	Redriver
					NB7VPQ904M	0x19	-	Redriver
					PS8743	0x11	-	MUX+Redriver










































RSMRST_PWRGD_L DIODE IS NEEDED TO MEET TPLT19 TIMING PARAMETER:
10US MAX FROM RSMRST_PWRGD_L ASSERTION TO AP_RSMRST_L ASSERTION
















BIT SWAPPING IS ALLOWED WITHIN EACH BYTE




 Quanta Computer Inc. PROJECT : ZCA	
Size	Document Number LPDDR4X: CH A+B
Date: Wednesday, February 17, 2021	Sheet 18 of 41 Rev 1A


WP TREE




CBI EEPROM




SPI ROM





KEEP STUBS TO H1 SHORT





IF SHROUDED CONNECTOR IS UNAVAILABLE, USE UNSHROUDED FTSH-104-01-F-DV (OR EQUIV) WITH KEY MARKING IN SILK
 PLACEMENT: PLACE NEAR MUX, SPI FLASH, AND H1 TO KEEP SPI TRACES AS SHORT AS POSSIBLE. CAN BE PLACED IN CENTER OF BOARD






LAYOUT NOTES

ROUTE SENSE SIGNALS CLOSE TO JACK CONNECTOR

ROUTE HP_RING2 AND HP_RING2_SENSE DIFFERENTIALLY



ROUTE HP_SLEEVE AND HP_SLEEVE_SENSE DIFFERENTIALLY

BUTTONS (IF ON MLB)




LEDS

ADJUST RESISTORS TO MATCH SELECTED LED




STUFF THESE FOR KEYBOARD LOCK BUTTON (CONVERTIBLES)




STUFF THESE FOR KEYBOARD POWER BUTTON

PWR BTN	R98	R192	R191	R193	R99	R284
ON KBD	DNS	DNS	OR	OR	10K	DNS
ON MLB	OR	OR	DNS	DNS	10K	DNS
SUB_ANA	OR	OR	DNS	DNS	DNS	OR
SUB_DIG	OR	OR	DNS	DNS	10K	DNS

TRACKPAD







PLACE AS CLOSE TO WCAM AS POSSIBLE


WORLD-FACING CAMERA

ADDRESS = 0X??

PLACEHOLDER/CONNECTOR DOESN'T MATCH ANYTHING



TO WORLD-FACING MIC MODULE




Thermal Protector




[OEM] BOM option





$$R_{set}(Kohm)=0.0012T^{\circ}C-0.9308T+96.147$$





DISPLAY CONNECTOR GO HERE
 PLACEHOLDER CONNECTOR












/1\ FW: IAC/IOTG READINGS ARE HALVED AND LIMITS ARE DOUBLED /1\




COMPONENT VALUES NEED TO BE TUNED FOR EACH NEW DESIGN BASED ON VRTT TEST RESULTS!



35A PEAK, 10A TDC
IL_SAT (2S) = 41.4A
IL_SAT (3S) = 41.9A
DCLL = 0.002 OHM




IPEAK = 6.5A
IL_SAT (2S) = 7.3A
IL_SAT (3S) = 7.4A
FSW = 560KHZ



PPVAR_VCCIN_AUX


IPEAK = 24.0A, TDC=4A
IL SAT (25) = 30.4A
IL SAT (35) = 30.9A



PPVAR_VNNEXT & PP1050_V1P05EXT BYPASS RAILS


IMAX = 0.5A
IL SAT (25/35) = 1A
FSW = 800KHZ

IMAX = 0.5A
IL SAT (25/35) = 0.6A
FSW = 800KHZ



PP1800_DRAM_U


IPEAK = 0.3A



PP1100_DRAM_U


IPEAK = 6.51A
IL SAT (25/35) = 7.9A

TIMING REQUIREMENTS: PP1800_DRAM_U-PP1100_DRAM_U
PP1100_DRAM_U-PP600_DRAM_U-200mV
TOTAL RAMP TIME FOR ALL DRAM RAILS 20MS MAX



PP600_DRAM_U

IPEAK = 0.99A



PP5000_U

PEAK CURRENT: 3.3A

IL_SAT (2S): 4.99A

IL_SAT (3S): 5.74A


FIXME: THIS SHOULD BE RENAMED TO PP5000_A ON FUTURE PLATFORMS

IF USING BC1.2

PEAK CURRENT: 4A

IL_SAT (2S): 5.69A

IL_SAT (3S): 6.44A




PP1800_A

PEAK CURRENT: 2.94A


IL_SAT (2S): 4.06A

IL_SAT (3S): 4.16A




PP3300_G

PEAK CURRENT: 4.06A
IL_SAT (2S): 6.47A
IL_SAT (3S): 6.96A



Z SLEEP STATE LOGIC



SUPER LOW POWER STATE WITH ONLY AP RTC ON. WAKES FROM PWR BTN, LID, USB-C EVENT






SUB-BOARD CONNECTOR


DETACH OR DISABLE BATTERY WHEN SWAPPING SUB-BOARDS



SUB-BOARD WWAN/EXTRA CONNECTOR




SMART BATTERY



EC_BATT_PRES SERIES R PREVENTS PARTIALLY-CONNECTED BATTERY FROM USING THE EC AS HIGH-CURRENT GROUND RETURN

Hole



Quanta Computer Inc.
PROJECT : ZCA

