

Compal Confidential

KBL-U/R MB Schematic Document

Pantheon

LA-G741P


Rev: 1.0

2018.07.18

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date	Thursday, July 19, 2018
				Sheet	1 of 54

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	Cover Page	26	HP AMP DA7219-02VBA	51	CPU : CPU POWER (2/2)
2	TABLE OF CONTENTS	27	SPEAKER AMP MAX98357AEWL+T	52	PWR ROP
3	Block Diagram	28	eDP/Camera/Pen /Touch	53	Change list
4	Notes List	29	M.2 Conn.	54	Change list
5	Power Map	30	M.2 WLAN		
6	Power Sequence	31	DB1 USB TypeC/SD/BTN		
7	SKU Plan	32	USB TypeC ANX7447		
8	KBL-U(1/11)DDR CHA CHB	33	USB3.0 Type-C Conn.		
9	KBL-U(2/11)CLK/PCIE/USB	34	USB Type-A / LED		
10	KBL-U(3/11)DDI/EDP/CSI/EMMC	35	HIBERNATE WAKE SOURCE		
11	KBL-U(4/11)HDA/I2S/DMIC/SD	36	Trapckpad/Camera/Thermal		
12	KBL-U(5/11)SPI/SMB/I2C/UART	37	KB/KB Backlight/FAN/LID		
13	KBL-U(6/11)POWER MANAGEMENT	38	LID Sensor		
14	KBL-U(7/11)Power	39	INAs		
15	KBL-U(8/11)Power	40	LOAD SWITCHES		
16	KBL-U(9/11)Power,SVID	41	PCB/Screw/CLIP		
17	KBL-U(10/11)GND	42	PWR AC/DC CONN/OTP		
18	KBL-U(11/11)RSVD	43	PWR CHARGER(ISL9238)		
19	DDR4 CHA Memory Down I	44	PWR PMIC-TPS650830(1of2)		
20	DDR4 CHB Memory Down II	45	PWR PMIC-TPS650830(2of2)		
21	SPI EC ROM	46	PWR NVMe		
22	SERVO	47	PWR IMVP8(1of3)		
23	H1 SECURE	48	PWR IMVP8(2of3)		
24	EC NPCX586GA0BX	49	PWR IMVP8(3of3)		
25	EMMC/NVME	50	CPU : CPU POWER (1/2)		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	TABLE OF CONTENTS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-G741P	Rev 1.0
Date: Thursday, July 19, 2018				Sheet	2 of 54



Intel KBL-U Platform		KBL-U Chromebook (EQA04)			Intel KBL-U Platform		KBL-U Chromebook (EQA04)	
HSlO Port	Capable	Port Allocation	PCIE CLK & CLKREQ	Note	USB Port	Capable	Port Allocation	Note
1	USB3 #1 / OTG	USB3 Type-C port 0			1	USB2 #1	USB3 Type-C port 0	
2	USB3 #2 / SSIC	USB3 Type-C port 1			2	USB2 #2	USB3 Type-C port 1	
3	USB3 #3	USB3 Type-A port 0			3	USB2 #3	USB3 Type-A port 0	
4	USB3 #4	USB3 to SD card reader			4	USB2 #4	USB3 to SD card	
5	PCIE #1 / USB3 #5				5	USB2 #5	BLUETOOTH ON M.2	
6	PCIE #2 / USB3 #6				6	USB2 #6	CAMERA 1	Rear
7	PCIE #3 / LAN	NA			7	USB2 #7	CAMERA 2	Front
8	PCIE #4 / LAN	WLAN + BT Intel 7265	PCIE CLK 1	M.2 key-E	8	USB2 #8		
9	PCIE #5 / LAN	SSD (PCie x4/SATA)	PCIE CLK 3	M.2 key-E	9	USB2 #9	M.2 key-E	
10	PCIE #6				10	USB2 #10	NA	
11	SATA #0 / PCIE #7							
12	SATA #1 / PCIE #8							
13	PCIE #9 / LAN	On board NVMe	PCIE CLK 2		Intel KBL-U Platform		KBL-U Chromebook (EQA04)	
14	PCIE #10 / LAN	On board NVMe	PCIE CLK 2		DDI Port	Capable	Port Allocation	Note
15	PCIE #11				1	DDI #1	Type-C port 1	
16	PCIE #12				2	DDI #2	Type-C port 0	


SOC			
I2C Port	Voltage level	Device	Address(7 bit)
I2C_0	3.3V	Touch Screen	
I2C_1	3.3V	Trackpad	0011001
I2C_2	3.3V	Active pen	
I2C_3	1.8V	Headphone codec	0011010
I2C_4	3.3V	H1(Reserve)	


SOC	
GPIO group	Votagle level
A	1.8V
B	3.3V
C	3.3V
D	1.8V
E	3.3V
F	1.8V
G	3.3V

EC			
I2C Port	Power Rail	Device	Address(7 bit)
	3.3V	BC1.2 Detector (USB-C Port 0)	0100101
I2C_0	3.3V	TCPC & Redrive-MUX (USB-C Port 0)	0001011
	3.3V	BC1.2 Detector (USB-C Port 1)	0100101
I2C0_1	3.3V	TCPC & Redrive-MUX (USB-C Port 1)	0101011
I2C_1	3.3V	Battery	0010110
	3.3V	KB Back Light (LM3509)	0110110
I2C_2	3.3V	PMIC	0110000
	3.3V	Battery Charger	0001001
		6-axis Accel & Gyro	1101000
I2C_3	3.3V	ALS	1000100
		G-sensor	0011000
		Thermal Sensor(F75303M_MSOP10)	1001100



	Location	Address	Channel	Test Power Net Name	Test Point		Remark
INA3221AIRGVR	U35	1000000	CH1	PPVAR_SYS_PMIC_V1	PR127	0.01_0603_1%	PP1000_A Source
			CH2	PPVAR_BL_PWR	F1	0.005_2010_1%	Panel backlight
			CH3	PPVAR_VCC	PR87	0.01_1206_1%	PPVAR_VCC Source
	U36	1000001	CH1	PP5000_A	PR160	0.005_1206_1%	
			CH2	PPVAR_SYS_PMIC_V5	PR159	0.01_0805_1%	PP5000_A Source
			CH3	PP1800_A	PR137	0_0603_5%	
	U37	1000010	CH1	PP1200_VDDQ	PR152	0.005_1206_1%	
			CH2	PP0600_DDRVTT	PR929	0.01_0603_1%	
			CH3	SYS_PPVAR_SYS_PMIC_V4	PR151	0_0603_5%	PP1200_VDDQ Source
	U38	1000011	CH1	VINVR2_650830	PR1236	0_0402_5%	PP1800_A Source
			CH2	PP1200_VDDQ_DDRVTTIN	PR931	0_0402_5%	PP0600_DDRVTT Source
			CH3	PPVAR_SYS_PMIC_V3	PR140	0.01_0805_1%	PP3300_DSW Source
INA219AIDCNRG4	U39	1000100	CH1	+8.4VB_VCC2_VIN	PR92	0.01_1206_1%	PPVAR_VCC Source
	U40	1000110	CH1	PP3300_DSW	PR138	0.005_1206_1%	
	U41	1001000	CH1	PPVAR_GT_VIN	PR97	0.01_1206_1%	PPVAR_GT Source
	U42	1000111	CH1	PPVAR_PWR_IN_BB	PR1	0.02_1206_1%	Charger
	U44	1000101	CH1	PPVAR_SA_VIN	PR99	0.01_1206_1%	PPVAR_SA Source
	U97	1001001	CH1	PP3300_S	R4920	0.01_0603_1%	
	U98	1001010	CH1	PP3300_DX_WLAN	R381	0.01_0805_1%	
	U99	1001011	CH1	PP1000_A	PR128	0.005_1206_1%	
	U100	1001100	CH1	PP3300_DX_EDP	R378	0.01_0603_1%	
	U101	1001101	CH1	PP3300_DSW_EC	R271	0.01_0402_1%	

Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	Rev 1.0
				Document Number	LA-G741P
				Date:	Thursday, July 19, 2018
				Sheet	4 of 54







M/B Sku #	RAM/Soc	Load BOM option (Stuff)	Load BOM option (DNS)
1	SAMSUNG_4G/Celeron	Celeron®/SAMSUNG_4G®/SANDISK_32G®/XDP®/EMT®/U22®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/SDP®	@/RF@/@EMI@
2	SAMSUNG_4G/Pentium	Pentium®/SAMSUNG_4G®/SANDISK_32G®/XDP®/EMT®/U22®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/SDP®	@/RF@/@EMI@
3	SAMSUNG_8G/U-13	U_13®/SAMSUNG_8G®/SAMSUNG_32G®/XDP®/EMT®/U22®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/SDP®	@/RF@/@EMI@
4	SAMSUNG_8G/R-15	R_15®/SAMSUNG_8G®/SAMSUNG_32G®/XDP®/EMT®/U42®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/SDP®	@/RF@/@EMI@
5	HYNIX_16G/R-17	R_17®/HYNIX_16G®/SANDISK_64G®/XDP®/EMT®/U42®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/DDP®	@/RF@/@EMI@
6	SAMSUNG_8G/R-13	R_13®/SAMSUNG_8G®/SAMSUNG_32G®/XDP®/EMT®/U42®/RFP®/INA®/ESP1®/ESD®/EMMC®/DSX_S01X®/DSX®/SDP®	@/RF@/@EMI@
7	SAMSUNG_8G/U-15	U_15®/SAMSUNG_8G®/LONGST_128G®/XDP®/EMT®/U22®/RFP®/INA®/ESP1®/ESD®/DSX_S01X®/DSX®/SDP®/HVP®	@/RF@/@EMI@




RAM ID									
Vendor	Vendor P/N	Memory	Channel	3	2	1	0	BOM structure	Stuff component
MICRON	MT40A256M16GB-083E:B	4G	2	0	0	0	1	MICRON_4G®	SDP
SAMSUNG	K4A8G165WB-BCRC	8G	2	0	0	1	0		SDP
				0	0	1	1		R88, R90, R91, R93
HYNIX	H5ANAG6NAMR-UHC	16G	2	0	1	0	0		SDP
				0	1	0	1		R88, R89, R90, R91
				0	1	0	1		R90, R91, R92, R93
				0	1	0	1		R90, R91, R92, R93
SAMSUNG	K4A4G165WE-BCRC	4G	2	0	1	1	1		SDP
SAMSUNG	K4A8G165WC-BCTD	8G	2	1	0	0	0	SAMSUNG_8G®	SDP
HYNIX	H5AN4G6NAFR-UHC	4G	2	1	0	0	1	HYNIX_4G_1®	SDP
				1	0	1	0		R88, R91, R92, R93
				1	0	1	1		
SAMSUNG	K4AAG165WB-MCRC	16G	2	1	1	0	0		DDP
				1	1	0	1		R88, R89, R92, R93
MICRON	MT40A512H16LY-075:E	8G	2	1	1	0	0	MICRON_8G®	SDP
HYNIX	H5AN8G6NCJR-VKC	8G	2	1	1	1	1	HYNIX_8G®	SDP
				1	1	1	1		R88, R89, R90, R93



[PCB]









Security Classification	Issued Date	Revised Date	Designated Date	File	Compal Electronics, Inc.
	2018/03/02		2018/03/02	SKU PLAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS INFORMATION IS PROHIBITED AND WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW.					Rev 1.0
LA-G741P					Rev 1.0







DDI1 for USB-C (M/B)





DDI2 for USB-C (Sub/B)







I2C Bus	Function	Bus Voltage	Module Voltage
I2C_0	Touch Screen	3.3V	3.3V
I2C_1	Track Pad	3.3V	3.3V
I2C_2	PEN	1.8V	1.8V
I2C_3	HP AMP	1.8V	1.8V
I2C_4	N/A	1.8V	N/A





PIN	FUNCTION	INTENT
GPP_B23/SML1ALERTB#	IPD = EXI BOOT STALL BYPASS DISABLE PU = EXI BOOT STALL BYPASS ENABLED	DISABLE
GPP_B18/GSPI0_MOSI	IPD = DISABLE NO REBOOT MODE PU = ENABLE NO REBOOT MODE	DISABLE
GPP_C2/SMBALERT#	IPD = DISABLE TLS CONFIDENTIALITY PU = ENABLE TLS CONFIDENTIALITY	DISABLE
GPP_B22/GSPI1_MOSI	IPD = BOOT FROM SPI PU = BOOT FROM LPC	SPI
GPP_C5/SML0ALERT#	IPD = LPC IS SELECTED FOR EC PU = ESPI IS SELECTED FOR EC	ESPI

PIN	FUNCTION	INTENT
GPP_E19/DDPB_CTRLDATA	IPD = DO NOT DETECT PORT B PU = DETECT PORT B	DETECT PORT B
GPP_E21/DDPC_CTRLDATA	IPD = DO NOT DETECT PORT C PU = DETECT PORT C	DETECT PORT C



STRAPS ON THIS PAGE


STRAPS ON THIS PAGE





STRAPS ON THIS PAGE

PIN	FUNCTION	INTENT
PCH_BUZZER	IPD = DISABLE TOP SWAP OVERRIDE PU = ENABLE TOP SWAP OVERRIDE	DISABLE
HDA_SDO/I2S_TXD0	IPD = ENABLE DESCRIPTOR SECURITY PU = DISABLE DESCRIPTOR SECURITY	ENABLE







- Only a maximum of 6 PCIe* Root Ports (or devices) can be enabled at any time.
 - PCIe* lanes 1, 4, 5, 8, and 9-12 each can be individually configured as 4x1, 2x2, 1x2, 2x1+1x2, or disabled.
2. Up to 3 SATA lanes (multiplexed with PCIe* lanes)
 - SATA lane 1 has the flexibility to be mapped to either PCIe* lane 8 or 11.
3. Up to 6 USB 3.0 Lanes (multiplexed with PCIe* lanes)
 - On-the-GO (OTG) capability is available on USB 3.0 lane 1
 - One eSATA x1 lane is multiplexed with USB 3.0 lane 2
4. One GBE device
 - GBE can be mapped into one of the PCIe* lanes 3-5 and 9-10
 - When GBE is enabled, there can be at most up to 5 PCIe* Root Ports (or devices) enabled
5. Up to 2 Intel® RST for PCIe* Storage Devices
 - Each device can be x2 or x4 lanes and can be implemented on either PCIe* lanes 5-8 or 9-10
6. For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as:
 - SATA, the lanes must be statically assigned to SATA/PCIe* via the SATA/PCIe* Port Post Code and the SATA/PCIe* Port Post Code SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool. These unused SATA/PCIe* Combo Lanes can be used as either SATA or PCIe* lanes.

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U / Base-U with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe*	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe
Premium-U / Premium-U with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe* / USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y / Premium-Y with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe* / USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U / Base-U with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe*	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe
Premium-U / Premium-U with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe* / USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y / Premium-Y with iHDCP	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe* / USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A

[illegible]


PP1000_A TO PP1000_STG / PP1000_VCCIO

I (Max) : 3.4 A (+1.0VS_VCCIO)
RON(Max) : 6 mohm
V drop : 0.02 V

Imax : 0.04 A
Imax : 3 A


EN_VCCSTG_VCCPLL_OC
PM_SLP_S3#
NDSX@2
RC96 1 0.0201_5%
CC11 1 0.1U_0201_10V6K
CC12 1 0.0201_6.3V6M
UC5
VIN1
VIN2
VIN thermal
VBIAS
ON
GND
VOUT
EM5201V_DFN8_3X3
PP1000_VCCSTG
RC25 1 @MP@ 2 0.0402 5%
CC13 1 0.1U_0201_10V6K
PP1000_VCCIO
RC26 1 @MP@ 2 0.0805 5%
CC15 1 0.1U_0201_10V6K
RC2341 2 0.0201 5%
PP3300_SOC_A
CC18 1 0.1U_0201_10V6K
UC6
IN1A
IN2B
OUT
SN74AHC1G08DCKR_SC70-5
[24] EN_VCCSTG_EC
[44,45] VDDQ_PG
RC2331 2 0.0201 5%
RC2321 2 0.0201 5%
PP1200_VDDO_SOC
RC31 1 @MP@ 2 0.0603_1%
PP1000_VCCIO
BSC Side
CC31 1 10U_0402_6.3V6M
CC32 1 10U_0402_6.3V6M
CC33 1 1U_0201_6.3V6M
CC34 1 1U_0201_6.3V6M
CC35 1 1U_0201_6.3V6M
CC36 1 1U_0201_6.3V6M
CC37 1 1U_0201_6.3V6M
CC38 1 1U_0201_6.3V6M
CC39 1 1U_0201_6.3V6M
CC40 1 1U_0201_6.3V6M

Security Classification	Issued Date
	2018/03/02

[illegible]






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RALPH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number LA-G741P	Rev 1.0
---	--	------------------------------------	------------

Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G741P	1.0
Date: Thursday, July 19, 2018				Sheet	18 of 54



Memory down Channel A



DDR4 mapping	SDP	DDP
E9	VSS	UZQ
M9	VSS	BG1
T7	NC	VSS




Memory down Channel B




Security Classification	Compal Secret Data			Compal Electronics, Inc. DDR4 CHA Memory Down II	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NO PART OF THIS DOCUMENT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-G741P	Rev 1.0
				Date: Thursday, July 19, 2018	Sheet 20 of 54


PCH SPI FLASH





EC FLASH ROM



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	SPI E C R O M		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev		
				LA-G741P	1.0		
				Date:	Thursday, July 19, 2018	Sheet 21 of 54	










Startup config: For FORSESX PCIe Gen3 BGA SSD P900		
NVME_GP100	0	Normal Mode
NVME_GP101	0	ENABLES eFUSE
NVME_TEST_MODE	0	Normal Mode

SPEAKER AMP








SPEAKER CONNECTOR



LAYOUT NOTES

SPKL_P, SPKL_N & SPKR_P, SPKR_N SHOULD BE CONNECTED AS CLOSE TO THE SPEAKER CONNECTOR AS POSSIBLE

Security Classification	Compal Secret Data			Compal Electronics, Inc. SPEAKER AMP Document Number LA-G741P		
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title		Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Thursday, July 19, 2018	Sheet 27 of 54





eDP
(4-Lane)

Front Camera
W/DMIC


Touch Panel

SENSOR

Current raing 0.5A@pin



Pen RST (3.3V)
Pen (1.8V)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G741P
				Date	Thursday, July 19, 2018
				Sheet	28 of 54
				Rev	1.0

KEY E

BLANK


Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Blank	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-G741P	Rev 1.0
Date:		Thursday, July 19, 2018		Sheet	29 of 54

NGFF WiFi/BT (KEY E)




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	M.2 WLAN CONNECTOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G741P	1.0
Date: Thursday, July 19, 2018				Sheet	54

TYPE-C 5V POWER SWITCH





I LIM (A)=6800/R SET
SY6863B1ABC Active High


USB-C BC1.2



Sub Board 1 (LS-G222)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	USB TyecC DB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G741P
				Date	Thursday, July 19, 2018
				Sheet	31 of 54




The DVDD_10 can be power supplied by 1.8V ~ 3.3V:
If AP or EC's IO type is 1.8V, select 1.8V power for DVDD_10.
If AP or EC's IO type is 3.3V, select 3.3V power for DVDD_10.

	Stuff	Unstuff
CCD mode:	Q79, Q80, Q81, D42 and R5110	R5155 and R5156
Non CCD mode:	R5155 and R5156	Q79, Q80, Q81, D42 and R5110


I2C_ADR_1/I2C_ADR_0:
Input pin with internal 100k ohm pull-down

I2C_ADR_1	I2C_ADR_0	TCPC Address (Wake up address)	SPI Address	EMTB Address	EMTB Address	Debug Address_1	Debug Address_2
0	0	0x58	0x7B	0x7A	0x84	0x72	0x70
0	1	0x58	0x7B	0x7A	0x86	0x76	0x70
1	0	0x54	0x64	0x68	0x5C	0x5C	0x70
1	1	0x52	0x62	0x6A	0x74	0x82	0x70





5V Current limit






USB - C BC1.2



USB TYPE-C Conn




Remove USB3 choke for EMI request.
 12.07.2017







Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2018/03/02	Deciphered Date	2019/03/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	LA-G741P	Rev	1.0
Date	Thursday, July 19, 2018	Sheet	33 of 54


Type A BC1.2



Device Control Pins				
Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH (Discharge)	0	0	0	X
CDP	1	1	1	1
SDP2 (No Discharge from/to CDP)	1	1	1	0
SDP1 (Discharge from/to any charging state including CDP)	1	1	0	X
DCP_SHORTED	0	1	0	X
DCP_DIVIDER	1	0	1	X
DCP_Auto	0	1	1	X
	0	0	1	X



LED Y/W




Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.0
Date: Thursday, July 19, 2018				Sheet 34 of 54

Compal Electronics, Inc.



USB Type-A / LED

Document Number LA-G741P





Pin Configuration

Pin #	Pin Name	Type	Pin Description	Internal Resistor
1	VDD	PWR	Supply Voltage	--
2	ACOK_OD	Digital Input	Digital Input without Schmitt trigger	1MΩ pulldown
3	ROP_PMIC_PWRBTN	Digital Output	Open Drain NMOS 1X	floating
4	LID_SENSE_L	Digital Input	Digital Input without Schmitt trigger	100kΩ pullup
5	NC	--	Keep Floating or Connect to GND	--
6	EC_HIBERNATE	Digital Input	Digital Input without Schmitt trigger	1MΩ pulldown
7	GND	GND	Ground	--
8	EC_PWR_BTN_L	Digital Input	Digital Input without Schmitt trigger	100kΩ pullup
9	EC_PLATFORM_RST	Digital Input	Digital Input with Schmitt trigger	1MΩ pulldown
10	EC_RST_ODL	Bi-directional	Digital Input without Schmitt trigger / Push Pull 1X	100kΩ pullup
11	NC	--	Keep Floating or Connect to GND	--
12	ROP_PMIC_ENVR3	Digital Output	Open Drain NMOS 1X	floating




Thermal Sensor




Close SOC

Close POWER IC

TRACKPAD CONNECTOR




KEYBOARD BACKLIGHT



$$I_{LED_MAX} = 192 \times 1.244V / R_{SET}.$$


$$\Rightarrow 192 \times 1.244 / 2.2K = 108 \text{ mA}$$

CPU Fan Control Circuit



ODM TO CHOOSE CONNECTOR

KEYBOARD






For power key, stuff R424/R425, Non stuff R422/R423.
For lock key, Non stuff R424/R425, stuff R422/R423.

Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.0
Document Number				LA-G741P
Date:				Thursday, July 19, 2018
Sheet				37 of 54
















Compal Electronics, Inc.

KB, KB Backlight, FAN






LA-G741P



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title	LID Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G741P
				Date:	Thursday, July 19, 2018
				Sheet	38 of 54




Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-G741P
				Rev 1.0
				Date: Thursday, July 19, 2018
				Sheet 39 of 54




Security Classification	Compal Secret Data		Compal Electronics, Inc. LOAD SWITCHES LA-6741P	
Issued Date	2018/03/02	Deciphered Date	2019/03/02	Title Document Number Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Thursday, July 19, 2018 Sheet 40 of 54	






[CLIP]




[Screw Hole]






Security Classification	Compal Secret Data			Title
Issued Date	2017/06/20	Deciphered Date	2018/06/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Date: Thursday, July 19, 2018				Rev 0.1
Sheet 42 of 54				

PPVAR_PWR_IN_BB



PPVAR_SYS

Reserve MLCC for Acoustic issue



PPVAR_BATT_R

PPVAR_BAT

UQ1 ISL9238

UQ2 ISL9238

PPVAR_SYS


PPVAR_BAT


PROG-GND	RESISTANCE (kΩ)	MIN	TYP	MAX	CELL #	DEFAULT SWITCHING FREQUENCY	Autonomous charging	DEFAULT ACLIMIT Reg(A)
0					1	733kHz	No	0.476
8.45						733kHz	No	1.5
14.7						1MHz	No	1.5
21.0						1MHz	No	0.476
28.0						733kHz	Yes	0.476
35.7						733kHz	Yes	1.5
43.2						733kHz	Yes	1.5
52.3						733kHz	Yes	0.476
61.9						1MHz	No	0.476
71.5						1MHz	No	1.5
82.5						733kHz	No	1.5
93.1						733kHz	No	0.476
105					3	733kHz	No	0.476
118						733kHz	No	1.5
133						1MHz	No	1.5
147						1MHz	No	0.476
162						733kHz	Yes	0.476
178						733kHz	Yes	1.5
196						733kHz	Yes	1.5
215						733kHz	Yes	0.476
237						1MHz	No	0.476
261						1MHz	No	1.5
287						733kHz	No	1.5
316						733kHz	No	0.476
348					1	733kHz	No	0.476

FSW: 733KHz
Default ACLimit: 1.5A
Cell: 2S


[24] IADP_ACMON_BMON

Close to EC ADP_I pin








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/05/02	Deciphered Date	2018/12/31	Title	PWR NVMe
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Thursday, July 19, 2018					Sheet 46 of 54



Security Classification		Control Secret Data		Title	
Issued Date	2016/05/02	Deciphered Date	2018/12/31	Compal Electronics, Inc.	
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of Compal Electronics, Inc. without prior written consent of Compal Electronics, Inc. Neither this sheet nor the information contained herein may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		PWR IMVP8(103)		Document Number	Rev
Date		Thursday, July 15, 2016		Sheet	47 of 54






Security Classification		Compal Secret Data		Title	
Issued Date	2016/05/02	Deciphered Date	2018/12/31	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal	0.1
				Date: Thursday, July 19, 2018	Sheet 49 of 54


+VCC_CORE
220U_R9 * 3 pcs
47U_0805 * 8 pcs
22U_0603 * 9 pcs
10U_0402 * 7 pcs
1U_0201 * 26 pcs

PPVAR_VCC




CAPS PLACE ON OPPOSITE SIDE OF SOC

Jumper Footprint: SOLDER_PREFORMS_0805




For KBL-R U42: PJCPU1
For KBL-U22: PJCPU2

PPVAR_VCC



Based on Intel PDG recommend


PPVAR_GT_VCC



Security Classification	Compal Secret Data			Title	
Issued Date	2016/05/02	Deciphered Date	2018/12/31	CPU : CPU POWER (1/2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Thursday, July 19, 2018				Sheet	54 of 54


+VCC_GT
220U_R9 * 2 pcs
47U_0805 * 3 pcs
22U_0603 * 7 pcs
10U_0402 * 12 pcs
1U_0201 * 14 pcs

PPVAR_GT




+VCC_SA
10U_0402 * 13 pcs
1U_0201 * 7 pcs

PPVAR_SA




Change PP2500_DRAM solution from G9661 to G5719 for Intel Deep S3 mode



Note:
When design Vin=5V, please stuff snubber to prevent Vin damage

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$V_{out} = 2.544V$$



$I_{LIM} = 900mA$ @ $V_{in} = 12V$
 $V_H > 1.24V$, $V_L < 1.12V$
 $F_s = 1MHz$ max

$$V_{out} = 0.808 * (1 + 931K/300K) = 3.315V$$

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/05/02	Deciphered Date	2018/12/31	Title	PWR 2.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Thursday, July 19, 2018					Sheet 52 of 54

Version change list

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Follow reference board design	43	Charger VDD/VDDP Cap down size portion. (Reserve PC1,PC2 and change PC28/PC29 from 1uF to 2.2uF)	4/19	FVT
2	Follow reference board design	44	Install PR105 pull 100K to PP1000_VCCST.	4/19	FVT
3	Follow reference board design	52	Modify PP3300_H1 IC solution from G922 to TP562125 by Google request.	4/23	FVT
4	Follow reference board design	42	Change PR477 from 0 ohm to 1K ohm prevent abnormal contact. Add PRB01/PRB02 100 ohm on BATT I2C for Battery connector. Add PQ62 Resistor PRB03 prevent abnormal contact.	5/4	FVT
5	Follow reference board design	45	PR137 change to 0.01 ohm from 0 ohm for HW power consumption test	6/4	SIT
6	Follow reference board design	52	Add PR603 & PR607 for HW power consumption test	6/4	SIT
7	Follow reference board design	52	PL401 change to 2.2uH	7/10	SVT
8	Compal rule	43 44 45 47 48 49 52	PR5, PR10, PR13, PR14, PR16, PR17, PR20, PR112, PR119, PR122, PR126, PR943, PR129, PR130, PR131, PR132, PR134, PR139, PR141, PR142, PR144, PR146, PR147, PR148, PR153, PR154, PR155, PR157, PR161, PR162, PR165, PR931, PR1236, PR34, PR41, PR42, PR53, PR54, PR65, PR75, PR82, PR172, PR175, PR176, PR177, PR178, PR84, PR85, PR89, PR90, PR94, PR95, PR101, PR103, PR166, PR601, PR604 change to short pad.	7/10	SVT
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-C423P
				Date: Thursday, July 13, 2018 Sheet 83 of 84

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2018/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Change List
				Date: Thursday, July 13, 2018 Sheet 83 of 84

Item	Page	Function/Signal/Parts	Change Description	Modified date
Pinto change list				
1	42	P1P81	Change P1P81 to 10pin connector.	2018/3/12
2	24	J1P1	Change J1P1 to 5pin connector.	2018/3/12
3	37	J1B1	Reverse J1B1 pin definition.	2018/3/19
4	7	RAM ID	Update RAM ID and BOM structure	2018/3/19
5	24, 31	Power button LED	Add power button LED control signal PWRBTN_LEDW from U99_A2 to R965.1	2018/3/21
			Net name BC_CHG_LED_W_R1 change to PWRBTN_LED_W	
6	8	DDR select	RC230 un-stuff, RC231 stuff, and chane to 1k.	2018/3/21
7	40	PP3300_USB_PD	R385 un-stuff, R960 stuff	2018/3/22
8	40	Touch screen power	R5041 un-stuff, R5042 stuff	2018/3/22
9	12	WCCST_FWR2D	R95 stuff, PR105 un-stuff	2018/3/22
10	36	J1P1	Change J1P1 to 5pin pitch=0.5mm connector.	2018/3/23
11	14	WCCPLL_OC	Add OC118 for WCCPLL_OC by intel request	2018/3/23
12	22	R5087	Add PU 10k by google request	2018/3/26
13	33	0.1u 25V K XSR 0201	C24,C27 SB00001AA00 change to SB00001AA20	2018/3/26
14	14	0.0201 1K	RC27, RC30 change to 0.0201 5K	2018/3/26
15	15	CC35	C375 change to 0.1u by RF request	2018/3/27
16	15	RC35	RC35 change to BLM186221SMID 0603 by RF request	2018/3/27
17	9,12	ESD component	OC2, OC112, OC113, OC109, OC111, OC110, OC114, OC115 change to stuff by ESD request	2018/3/27
18	14	CC106	CC106 un-stuff by Intel request	2018/3/27
CPU change list				
19	37	L1	FW change to SB000000M00 to follow Nani design	2018/4/18
20	37	KB backlight	Add KB0L for KB backlight BOM config	2018/4/18
21	15	OC77	Unstuff OC77 to meet intel sequence spec	2018/4/18
22	22	R5087/ WARM_RESETW	Add resistor 100K (R5087) PU to PP3300_A for WARM_RESETW	2018/4/18
23	20	RP94/ DOR_B_ALERTW	Change RP94 Compln FW(from SB000014400 to SB000007000)	2018/4/18
24	19, 20	RD18/RD65	Change RD18, RD65 Compal FW(from SB000015980 to SB000012880)	2018/4/18
25	12	C348/349	Change C348, C349 from 10P to 15P for crystal tuning	2018/4/18
26	23	R173	Unstuff R173 (EC don't control reset from HL)	2018/4/18
27	24	U103	Change U103.7 net from EC_WF to PCH_WF for EEPROM	2018/4/18
28	25	FP1,RP2/ R5088-R5095	20k resistor pack (SB300003D00) change to 20k 0201 (SB000007G00)	2018/4/19
29	28	F1	1.1k fuse (SP04007D00) change to 1.5k fuse (SP04001G00)	2018/4/19
30	24	RP3,RP4/ R5096-R5103	4.7k resistor pack (SB309470180) change to 4.7k 0201 (SD043470180)	2018/4/19
31	8	RPCL/ RC240-RC243	2.2k resistor pack (SB309220180) change to 2.2k 0201 (SB000012880)	2018/4/19
32	13	RP2C/ RC235-RC238	10k resistor pack (SB309100280) change to 10k 0201 (SD043510280)	2018/4/19
33	29, 30, 37	C381, C595, C4989	0.1u 0402 (SB090514980) change to 0.1u 0201 (SB000005Y00)	2018/4/19
34	37	C596, C597	1u 0603 (SB000011W00) change to 1u 0402 (SB000010W00)	2018/4/19
35	19, 20	CD6, CD48, CD49, CD50, CD51, CD55, CD56, CD57, CD60, CD62	1u 0201 Compal FW SB00000YB00 change to SB000009C00	2018/4/19
36	23	C399	1u 0402 (SB000004L10) change to 1u 0201 (SB00000UC00)	2018/4/19
37	25, 28, 37	C72, C73, C237, C291, C4952	4.7u 0603 (SB00000MA00) change to 4.7u 0402 (SB000002T80)	2018/4/19
38	14, 15, 19, 20, 40		C378, OC4, OC5, OC3, OC14, CC16, CC19, CC27, CC29, CC30, CC37, CC38, CC39, CC40, CC41, CC42, CC51, CC54, CC55, CC56, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC69, CC70, CC73, CC74, CC78, CC79, CC106, CC116, CD2, CD3, CD4, CD5, CD9, CD10, CD16, CD18, CD19, CD20, CD23, CD24, CD28, CD29, CD30, CD31, CD32, CD33, CD34, CD35, CD38, CD39, CD42, CD43, CD45, CD46, CD53, CD54, CD58, CD59, CD63, CD64, CD65, CD70, CD71, CD74, CD75, CD76, CD77, CD78, CD79, CD80, CD81, CD84, CD85, CD88, CD89, CD91, CD92	2018/4/19
			1u 0402 (SB000000R80) change to 1u 0201 (SB00000UC00)	
39	43	PC1, PC2, PC28, PC29	Reserve PC1,PC2 and change PC28/PC29 from 1uF to 2.2uF	2018/4/22
40	44	PR105	Install PR105 pull 100K to PP1000_WCCST	2018/4/22
41	7	EMMC	Add SANDISK 64G 16 SA0000B4R00	2018/4/22
42	7	RAM	Add MICRON/H409, HYUNIX 4G 16 RAM	2018/4/22
43	52	PD001	Modify PP3300_H1 IC solution from G922 to TP962125 by Google request	2018/4/23
44	11, 15, 29, 30, 40		C263, C352, C353, C354, C355, C356, C358, C581, C4987, C4990, CC105	2018/4/23
45	34	LED1	Changed LED pull up to PP3300_DSW_EC	2018/4/25
46	12	C3/C4	Change C3, C4 from 10P to 7P for crystal tuning	2018/4/25
47	21	Q78/R5104/R5105/R5107	Add circuit for EEPROM WP solution	2018/4/25
48	24	U103	Rename U103.7 netname to SKU_WP_R	2018/4/25
49	21	R5107	Rename R5107.2 to SKU_WP_R	2018/4/25
50	12	RC70/ CC97/CC98	Change RC70/ CC97/CC98 package to 0201	2018/4/25

51	32	Q79/Q80/Q81/R5110	Adding circuit to isolate the SBU signals from type-C connector to TPC in order to support OGD	2018/4/25
52	29	U1NFF1	Del U1NFF1 and around circuit	2018/4/25
53	34	D35	D35 change to P18B3PM (SC400003W00) by ESD request	2018/4/26
54	34	D38	D38 change to AZ099-045.RTG (SC300001G00) by ESD request	2018/4/26
55	24	R271, R5067	0.01 0402 (SB00001R000) change to 0.0402 (SB028000800)	2018/4/27
56	34	R4998/R22	R4998 change of 1.2k ohm, R22 change to 200 ohm for LED brightness tuning.	2018/4/29
57	24, 35	R5111	Add R5111 between EC_RST_ODL and EC_WC1_RST	2018/4/30
58	35	U91	U91 Compal FW change to SA00008LL20 for FW update	2018/4/30
59	37	U88	Follow Nani USB pin4#8 change to PP5000_A	2018/5/2
60	24	R4941/R4942	R4941, R4942 change to 2.2k	2018/5/2
61	42	PR477/PR801/PR802/PQ62/PR803	Change PR477 from 0 ohm to 1K ohm prevent abnormal contact.	2018/5/4
			Add PR801/PR802 100 ohm on BATT 12C for Battery connector.	
62	34	R22/R4998	Add PQ62 Resistor PR803 prevent abnormal contact.	2018/5/6
63	38	R4976, R4977	Updated R22 to 1.2K-ohm (white color), R4998 to 200-ohm (safer) for tune brightness	2018/5/6
64	32	C4973 - C4980	Change R4976, R4977 to 3.3K and unstuff.	2018/5/6
65	37	C379	Removed C4973 - C4980 for DP: C4983 - C4986 for USB3 (follow vendor reference schematic)	2018/5/6
66	40	U53/R386/C319	Change C379 power rail change to PP5000_A	2018/5/6
67	32	R5072/R5073	Unstuff U53/R386/C319 for reserve path PP3300_USB_PD	2018/5/6
68	35	U91	Removed R5072 and R5073 from DPL_AUX_SB01, DPL_AUX_SB02	2018/5/6
69	24	R5112	Updated U91 reset IC Pin Configuration	2018/5/6
70	34	LED1	Add reserve R5112 100K PU to PP3300_H1 for TABLET_MODE	2018/5/6
71	37	R829	Changed LED1 power rail to PP3300_DSW	2018/5/6
72	24	R5113-R5116	Changed R829 from 2.2K to 3.0K for ILED max setting	2018/5/6
73	10, 12, 15	C374/C375/C376	Add R5113-R5116 reserved circuit connect to EC_I2C_3	2018/5/6
74	37	U88	C374, C375, C376 change to 3.3p by RF request	2018/5/6
75	37	Keyboard	USB pin4 VIO change to PP3300_DSW_EC	2018/5/6
76	12, 25	C4914,C4915,C348,C349,CC97,CC98	Reverse J1B1 pin define.	2018/5/9
77	15	RC35	15p 0201 50V change to 15p 0201 25V for material shortage	2018/5/11
78	15	C374, C375	0ohm change to bead BLM186221SMID by RF request	2018/5/11
79	10	C376	3.3p 0402 50V change to 2p 0402 50V for material shortage	2018/5/11
DTC change list				
80	24	U103	Rename EC_I2C_0_SCL_R>>HW_ID_I2C_SCL EC_I2C_0_SDA_R>>HW_ID_I2C_SDA to follow Nani's name	2018/6/1
81	13, 31	EMR_GARAGE_DET EMR_GARAGE_DET_GPP_E1 EMR_GARAGE_DET_GPP_E8	Rename EMR_GARAGE_DET to EMR_GARAGE_DET for GME. EMR_GARAGE_DET_GPP_E1 to EMR_GARAGE_DET_GPP_E1. EMR_GARAGE_DET_GPP_E8 to EMR_GARAGE_DET_GPP_E8 (Switch is normal close)	2018/6/1
			Add note for H1 strap	
82	23	H1 SECURE	Follow test result change R829 to 8.2K for KB_BL_ILED_MAX	2018/6/1
83	37	R829	Changed power design: PP3300_USB_PD > PP3300_USB_PD_ANX_AVDD > PP3300_USB_PD_ANX_DVDD by vendor suggestion to make sure the AVDD03 power is no later than DVDD_10.	2018/6/1
84	32		Changed ROLE_SELECT PU power rail to PP3300_USB_PD_ANX_AVDD by vendor suggestion.	2018/6/1
85	36	UT1	Change DP AUX PU/PD through capacitor in MUX side.	2018/6/1
			Remove TEST_EN, FPD and FPI testpoint by vendor suggestion to make them as NC.	
86	23	R5127/R5128 R797/R798	Remove UT1 I2C bus PU resistor RT1 and RT2. (Already PU on EC side)	2018/6/1
			Change UT1 VCC to PP3300_DSW and reserve PP3300_S path.	
87	23	R841/R842	Add note for OGD mode	2018/6/1
88	13, 29, 30	R5136/R5137/R5138/R5139/C5004/C5005	Add R5127 and R5128 1M PU on H1 CC1/CC2 to prevent detecting Rdd if there isn't Suzy's cable connected	2018/6/3
			Change R797 and R798 to 0 ohm	
89	24, 32, 40	R5051/R5052/R877/R510/R5101/R5056/R5059/R5135/C5008	Connect GPP_E4 for BT_OFFW to JWLML1.54 (U1NFF1.54). Connect GPP_E2 for WLAN_OFFW to JWLML1.56 (U1NFF1.56). Add 0 ohm for debugging and add cap for filtering.	2018/6/3
			Stuff R5051/R5052 and pull up to PP3300_USB_PD_ANX_DVDD.	
90	37	D14	Pull up R5056/R5059/R877 to PP3300_USB_PD_ANX_DVDD.	2018/6/3
91	24, 32	R5140	Unstuff R5100/R5101. Reserve R5135/C5008	2018/6/3
92	31, 33	R5141/R5143/U27/U33	Change D14 PCB FootPrinting to "ESD101-01-02ELS_TSSLP-2-4-2"	2018/6/3
			Add 0 ohm resistor R5140 net to U115.46 & "USB_C1_PD_RST_ODL"	
93	24	R5145/R5146/R4941/R4942	Add test point TP927 net to U115.45 Add R5145 net to "EC_I2C_0_SCL"; R5146 net to "EC_I2C_0_SDA" Unstuff R4941/R4942	2018/6/3